Register length analysis and VLSI optimization of VBS hadamard transform in H.264/AVC

Zhenyu Liu, Junwei Zhou, Dongsheng Wang, Takeshi Ikenaga

Research output: Contribution to journalArticle

7 Citations (Scopus)

Abstract

Fidelity range extensions of H.264/AVC adopt variable block size (VBS) transform techniques to employ 8× 8/4×4 Hadamard transforms adaptively during the fractional motion estimation. In this literature, the hardwired VBS Hadamard transform accelerator is developed with the following contributions: 1) developed a hardware reusing scheme between 8×8 and 4×4 transforms within the architecture design; 2) devised the intermediate bit-truncation algorithm to reduce the hardware cost while maintaining the computational precision well; and 3) reduced the bit-width of sum of absolute transformed differences (SATD) value as compared to the primitive implementation, resulting in optimization in both power and hardware cost for the SATD generator implementation. With TSMC 0.18 μm CMOS technology, the experiments demonstrate that for each VBS Hadamard transform engine, 13.030.4% saving in hardware cost and 12.632.4% saving in power consumption are achieved, whereas the incurred coding quality loss is less than 0.2089 dB in terms of BDPSNR. From the aspect of the whole encoder implementation, and considering the parallelism in searching factional pixel candidates, the proposed strategies garner 2.03.9% overall gate count reduction.

Original languageEnglish
Article number5733398
Pages (from-to)601-610
Number of pages10
JournalIEEE Transactions on Circuits and Systems for Video Technology
Volume21
Issue number5
DOIs
Publication statusPublished - 2011 May

Fingerprint

Hadamard transforms
Hardware
Costs
Motion estimation
Particle accelerators
Electric power utilization
Pixels
Engines
Experiments

Keywords

  • FRExt
  • H.264/AVC
  • hadamard transform
  • variable block size
  • VLSI

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Media Technology

Cite this

Register length analysis and VLSI optimization of VBS hadamard transform in H.264/AVC. / Liu, Zhenyu; Zhou, Junwei; Wang, Dongsheng; Ikenaga, Takeshi.

In: IEEE Transactions on Circuits and Systems for Video Technology, Vol. 21, No. 5, 5733398, 05.2011, p. 601-610.

Research output: Contribution to journalArticle

@article{202002c2918445079686655336a386f6,
title = "Register length analysis and VLSI optimization of VBS hadamard transform in H.264/AVC",
abstract = "Fidelity range extensions of H.264/AVC adopt variable block size (VBS) transform techniques to employ 8× 8/4×4 Hadamard transforms adaptively during the fractional motion estimation. In this literature, the hardwired VBS Hadamard transform accelerator is developed with the following contributions: 1) developed a hardware reusing scheme between 8×8 and 4×4 transforms within the architecture design; 2) devised the intermediate bit-truncation algorithm to reduce the hardware cost while maintaining the computational precision well; and 3) reduced the bit-width of sum of absolute transformed differences (SATD) value as compared to the primitive implementation, resulting in optimization in both power and hardware cost for the SATD generator implementation. With TSMC 0.18 μm CMOS technology, the experiments demonstrate that for each VBS Hadamard transform engine, 13.030.4{\%} saving in hardware cost and 12.632.4{\%} saving in power consumption are achieved, whereas the incurred coding quality loss is less than 0.2089 dB in terms of BDPSNR. From the aspect of the whole encoder implementation, and considering the parallelism in searching factional pixel candidates, the proposed strategies garner 2.03.9{\%} overall gate count reduction.",
keywords = "FRExt, H.264/AVC, hadamard transform, variable block size, VLSI",
author = "Zhenyu Liu and Junwei Zhou and Dongsheng Wang and Takeshi Ikenaga",
year = "2011",
month = "5",
doi = "10.1109/TCSVT.2011.2129330",
language = "English",
volume = "21",
pages = "601--610",
journal = "IEEE Transactions on Circuits and Systems for Video Technology",
issn = "1051-8215",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "5",

}

TY - JOUR

T1 - Register length analysis and VLSI optimization of VBS hadamard transform in H.264/AVC

AU - Liu, Zhenyu

AU - Zhou, Junwei

AU - Wang, Dongsheng

AU - Ikenaga, Takeshi

PY - 2011/5

Y1 - 2011/5

N2 - Fidelity range extensions of H.264/AVC adopt variable block size (VBS) transform techniques to employ 8× 8/4×4 Hadamard transforms adaptively during the fractional motion estimation. In this literature, the hardwired VBS Hadamard transform accelerator is developed with the following contributions: 1) developed a hardware reusing scheme between 8×8 and 4×4 transforms within the architecture design; 2) devised the intermediate bit-truncation algorithm to reduce the hardware cost while maintaining the computational precision well; and 3) reduced the bit-width of sum of absolute transformed differences (SATD) value as compared to the primitive implementation, resulting in optimization in both power and hardware cost for the SATD generator implementation. With TSMC 0.18 μm CMOS technology, the experiments demonstrate that for each VBS Hadamard transform engine, 13.030.4% saving in hardware cost and 12.632.4% saving in power consumption are achieved, whereas the incurred coding quality loss is less than 0.2089 dB in terms of BDPSNR. From the aspect of the whole encoder implementation, and considering the parallelism in searching factional pixel candidates, the proposed strategies garner 2.03.9% overall gate count reduction.

AB - Fidelity range extensions of H.264/AVC adopt variable block size (VBS) transform techniques to employ 8× 8/4×4 Hadamard transforms adaptively during the fractional motion estimation. In this literature, the hardwired VBS Hadamard transform accelerator is developed with the following contributions: 1) developed a hardware reusing scheme between 8×8 and 4×4 transforms within the architecture design; 2) devised the intermediate bit-truncation algorithm to reduce the hardware cost while maintaining the computational precision well; and 3) reduced the bit-width of sum of absolute transformed differences (SATD) value as compared to the primitive implementation, resulting in optimization in both power and hardware cost for the SATD generator implementation. With TSMC 0.18 μm CMOS technology, the experiments demonstrate that for each VBS Hadamard transform engine, 13.030.4% saving in hardware cost and 12.632.4% saving in power consumption are achieved, whereas the incurred coding quality loss is less than 0.2089 dB in terms of BDPSNR. From the aspect of the whole encoder implementation, and considering the parallelism in searching factional pixel candidates, the proposed strategies garner 2.03.9% overall gate count reduction.

KW - FRExt

KW - H.264/AVC

KW - hadamard transform

KW - variable block size

KW - VLSI

UR - http://www.scopus.com/inward/record.url?scp=79955608103&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=79955608103&partnerID=8YFLogxK

U2 - 10.1109/TCSVT.2011.2129330

DO - 10.1109/TCSVT.2011.2129330

M3 - Article

VL - 21

SP - 601

EP - 610

JO - IEEE Transactions on Circuits and Systems for Video Technology

JF - IEEE Transactions on Circuits and Systems for Video Technology

SN - 1051-8215

IS - 5

M1 - 5733398

ER -