Resource-aware multi-layer floorplanning for partially reconfigurable FPGAs

Nan Liu, Song Chen, Takeshi Yoshimura

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

Modern field programmable gate arrays (FPGAs) with heterogeneous resources are partially reconfigurable. Existing methods of reconfiguration-aware floorplanning have limitations with regard to homogeneous resources; they solve only a part of the reconfigurable problem. In this paper, first, a precise model for partially reconfigurable FPGAs is formulated, and then, a two-phase floorplanning approach is presented. In the proposed approach, resource distribution is taken into consideration at all times. In the first step, a resource-aware insertion-after-remove perturbation is devised on the basis of the multi-layer sequence pair constraint graphs, and resource-aware slack-based moves (RASBM) are made to satisfy resource requirements. In the second step, a resource-aware fixedoutline floorplanner is used, and RASBM are applied to pack the reconfigurable regions on the FPGAs. Experimental results show that the proposed approach is resource- and reconfiguration-aware, and facilitates stable floorplanning. In addition, it reduces the wire-length by 4-28% in the first step, and by 12% on average in the second step compared to the wirelength in previous approaches.

Original languageEnglish
Pages (from-to)501-510
Number of pages10
JournalIEICE Transactions on Electronics
VolumeE96-C
Issue number4
DOIs
Publication statusPublished - 2013 Apr

Fingerprint

Field programmable gate arrays (FPGA)
Wire

Keywords

  • Multi-layer floorlanning
  • Reconfigurable
  • Resource-aware

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials

Cite this

Resource-aware multi-layer floorplanning for partially reconfigurable FPGAs. / Liu, Nan; Chen, Song; Yoshimura, Takeshi.

In: IEICE Transactions on Electronics, Vol. E96-C, No. 4, 04.2013, p. 501-510.

Research output: Contribution to journalArticle

Liu, Nan ; Chen, Song ; Yoshimura, Takeshi. / Resource-aware multi-layer floorplanning for partially reconfigurable FPGAs. In: IEICE Transactions on Electronics. 2013 ; Vol. E96-C, No. 4. pp. 501-510.
@article{b86e944871384013a6ba251609ffcb1e,
title = "Resource-aware multi-layer floorplanning for partially reconfigurable FPGAs",
abstract = "Modern field programmable gate arrays (FPGAs) with heterogeneous resources are partially reconfigurable. Existing methods of reconfiguration-aware floorplanning have limitations with regard to homogeneous resources; they solve only a part of the reconfigurable problem. In this paper, first, a precise model for partially reconfigurable FPGAs is formulated, and then, a two-phase floorplanning approach is presented. In the proposed approach, resource distribution is taken into consideration at all times. In the first step, a resource-aware insertion-after-remove perturbation is devised on the basis of the multi-layer sequence pair constraint graphs, and resource-aware slack-based moves (RASBM) are made to satisfy resource requirements. In the second step, a resource-aware fixedoutline floorplanner is used, and RASBM are applied to pack the reconfigurable regions on the FPGAs. Experimental results show that the proposed approach is resource- and reconfiguration-aware, and facilitates stable floorplanning. In addition, it reduces the wire-length by 4-28{\%} in the first step, and by 12{\%} on average in the second step compared to the wirelength in previous approaches.",
keywords = "Multi-layer floorlanning, Reconfigurable, Resource-aware",
author = "Nan Liu and Song Chen and Takeshi Yoshimura",
year = "2013",
month = "4",
doi = "10.1587/transele.E96.C.501",
language = "English",
volume = "E96-C",
pages = "501--510",
journal = "IEICE Transactions on Electronics",
issn = "0916-8524",
publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
number = "4",

}

TY - JOUR

T1 - Resource-aware multi-layer floorplanning for partially reconfigurable FPGAs

AU - Liu, Nan

AU - Chen, Song

AU - Yoshimura, Takeshi

PY - 2013/4

Y1 - 2013/4

N2 - Modern field programmable gate arrays (FPGAs) with heterogeneous resources are partially reconfigurable. Existing methods of reconfiguration-aware floorplanning have limitations with regard to homogeneous resources; they solve only a part of the reconfigurable problem. In this paper, first, a precise model for partially reconfigurable FPGAs is formulated, and then, a two-phase floorplanning approach is presented. In the proposed approach, resource distribution is taken into consideration at all times. In the first step, a resource-aware insertion-after-remove perturbation is devised on the basis of the multi-layer sequence pair constraint graphs, and resource-aware slack-based moves (RASBM) are made to satisfy resource requirements. In the second step, a resource-aware fixedoutline floorplanner is used, and RASBM are applied to pack the reconfigurable regions on the FPGAs. Experimental results show that the proposed approach is resource- and reconfiguration-aware, and facilitates stable floorplanning. In addition, it reduces the wire-length by 4-28% in the first step, and by 12% on average in the second step compared to the wirelength in previous approaches.

AB - Modern field programmable gate arrays (FPGAs) with heterogeneous resources are partially reconfigurable. Existing methods of reconfiguration-aware floorplanning have limitations with regard to homogeneous resources; they solve only a part of the reconfigurable problem. In this paper, first, a precise model for partially reconfigurable FPGAs is formulated, and then, a two-phase floorplanning approach is presented. In the proposed approach, resource distribution is taken into consideration at all times. In the first step, a resource-aware insertion-after-remove perturbation is devised on the basis of the multi-layer sequence pair constraint graphs, and resource-aware slack-based moves (RASBM) are made to satisfy resource requirements. In the second step, a resource-aware fixedoutline floorplanner is used, and RASBM are applied to pack the reconfigurable regions on the FPGAs. Experimental results show that the proposed approach is resource- and reconfiguration-aware, and facilitates stable floorplanning. In addition, it reduces the wire-length by 4-28% in the first step, and by 12% on average in the second step compared to the wirelength in previous approaches.

KW - Multi-layer floorlanning

KW - Reconfigurable

KW - Resource-aware

UR - http://www.scopus.com/inward/record.url?scp=84876867291&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84876867291&partnerID=8YFLogxK

U2 - 10.1587/transele.E96.C.501

DO - 10.1587/transele.E96.C.501

M3 - Article

AN - SCOPUS:84876867291

VL - E96-C

SP - 501

EP - 510

JO - IEICE Transactions on Electronics

JF - IEICE Transactions on Electronics

SN - 0916-8524

IS - 4

ER -