RULE-BASE AND ALGORITHMIC APPROACH FOR LOGIC SYNTHESIS.

Takeshi Yoshimura, Satoshi Goto

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

The authors present a logic synthesis system based on a combined approach in which tables for transformation are described as rules and are applied by a rule interpreter together with a logic minimization algorithm. Physical constraints such as longest path lengths between registers, fan-in/out, and polarity are checked whenever each rule is applied. Experimental results show that the system generates solutions very close to the manual implementation, and a logic minimization algorithm reduces the circuit size by 20%.

Original languageEnglish
Title of host publicationUnknown Host Publication Title
Place of PublicationNew York, NY, USA
PublisherIEEE
Pages162-165
Number of pages4
ISBN (Print)0818607440
Publication statusPublished - 1986
Externally publishedYes

Fingerprint

Networks (circuits)
Logic Synthesis

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Yoshimura, T., & Goto, S. (1986). RULE-BASE AND ALGORITHMIC APPROACH FOR LOGIC SYNTHESIS. In Unknown Host Publication Title (pp. 162-165). New York, NY, USA: IEEE.

RULE-BASE AND ALGORITHMIC APPROACH FOR LOGIC SYNTHESIS. / Yoshimura, Takeshi; Goto, Satoshi.

Unknown Host Publication Title. New York, NY, USA : IEEE, 1986. p. 162-165.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Yoshimura, T & Goto, S 1986, RULE-BASE AND ALGORITHMIC APPROACH FOR LOGIC SYNTHESIS. in Unknown Host Publication Title. IEEE, New York, NY, USA, pp. 162-165.
Yoshimura T, Goto S. RULE-BASE AND ALGORITHMIC APPROACH FOR LOGIC SYNTHESIS. In Unknown Host Publication Title. New York, NY, USA: IEEE. 1986. p. 162-165
Yoshimura, Takeshi ; Goto, Satoshi. / RULE-BASE AND ALGORITHMIC APPROACH FOR LOGIC SYNTHESIS. Unknown Host Publication Title. New York, NY, USA : IEEE, 1986. pp. 162-165
@inproceedings{1fcc2ad623eb4a1186f95d0b70c66c80,
title = "RULE-BASE AND ALGORITHMIC APPROACH FOR LOGIC SYNTHESIS.",
abstract = "The authors present a logic synthesis system based on a combined approach in which tables for transformation are described as rules and are applied by a rule interpreter together with a logic minimization algorithm. Physical constraints such as longest path lengths between registers, fan-in/out, and polarity are checked whenever each rule is applied. Experimental results show that the system generates solutions very close to the manual implementation, and a logic minimization algorithm reduces the circuit size by 20{\%}.",
author = "Takeshi Yoshimura and Satoshi Goto",
year = "1986",
language = "English",
isbn = "0818607440",
pages = "162--165",
booktitle = "Unknown Host Publication Title",
publisher = "IEEE",

}

TY - GEN

T1 - RULE-BASE AND ALGORITHMIC APPROACH FOR LOGIC SYNTHESIS.

AU - Yoshimura, Takeshi

AU - Goto, Satoshi

PY - 1986

Y1 - 1986

N2 - The authors present a logic synthesis system based on a combined approach in which tables for transformation are described as rules and are applied by a rule interpreter together with a logic minimization algorithm. Physical constraints such as longest path lengths between registers, fan-in/out, and polarity are checked whenever each rule is applied. Experimental results show that the system generates solutions very close to the manual implementation, and a logic minimization algorithm reduces the circuit size by 20%.

AB - The authors present a logic synthesis system based on a combined approach in which tables for transformation are described as rules and are applied by a rule interpreter together with a logic minimization algorithm. Physical constraints such as longest path lengths between registers, fan-in/out, and polarity are checked whenever each rule is applied. Experimental results show that the system generates solutions very close to the manual implementation, and a logic minimization algorithm reduces the circuit size by 20%.

UR - http://www.scopus.com/inward/record.url?scp=0022953024&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0022953024&partnerID=8YFLogxK

M3 - Conference contribution

SN - 0818607440

SP - 162

EP - 165

BT - Unknown Host Publication Title

PB - IEEE

CY - New York, NY, USA

ER -