Single chip VLSI chrominance/luminance separator based on a silicon compiler

T. Miyazaki, T. Nishitani, S. Aikoh, M. Ishikawa, Takeshi Yoshimura, K. Mitsuhashi, M. Furuichi

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

The authors present a single-chip VLSI chrominance/luminance (Y/C) separator that is economically fabricated for NTSC TV signals at 13.5-MHz CCIR standard sampling rate. In order to realize compactness and low power dissipation, two FIR filter architectures and a multiplier structure are proposed. A silicon compiler, which uses these structures, also contributes to fast and error-free VLSI development. The Y/C separator chip has 10.4-mm × 11.7-mm die size and attains about 860-MOPS operating speed.

Original languageEnglish
Title of host publicationICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings
Editors Anon
PublisherPubl by IEEE
Pages2433-2436
Number of pages4
Volume4
Publication statusPublished - 1989
Externally publishedYes
Event1989 International Conference on Acoustics, Speech, and Signal Processing - Glasgow, Scotland
Duration: 1989 May 231989 May 26

Other

Other1989 International Conference on Acoustics, Speech, and Signal Processing
CityGlasgow, Scotland
Period89/5/2389/5/26

Fingerprint

compilers
very large scale integration
separators
luminance
Separators
man operated propulsion systems
Luminance
chips
Silicon
FIR filters
multipliers
silicon
void ratio
Energy dissipation
dissipation
sampling
Sampling

ASJC Scopus subject areas

  • Signal Processing
  • Electrical and Electronic Engineering
  • Acoustics and Ultrasonics

Cite this

Miyazaki, T., Nishitani, T., Aikoh, S., Ishikawa, M., Yoshimura, T., Mitsuhashi, K., & Furuichi, M. (1989). Single chip VLSI chrominance/luminance separator based on a silicon compiler. In Anon (Ed.), ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings (Vol. 4, pp. 2433-2436). Publ by IEEE.

Single chip VLSI chrominance/luminance separator based on a silicon compiler. / Miyazaki, T.; Nishitani, T.; Aikoh, S.; Ishikawa, M.; Yoshimura, Takeshi; Mitsuhashi, K.; Furuichi, M.

ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings. ed. / Anon. Vol. 4 Publ by IEEE, 1989. p. 2433-2436.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Miyazaki, T, Nishitani, T, Aikoh, S, Ishikawa, M, Yoshimura, T, Mitsuhashi, K & Furuichi, M 1989, Single chip VLSI chrominance/luminance separator based on a silicon compiler. in Anon (ed.), ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings. vol. 4, Publ by IEEE, pp. 2433-2436, 1989 International Conference on Acoustics, Speech, and Signal Processing, Glasgow, Scotland, 89/5/23.
Miyazaki T, Nishitani T, Aikoh S, Ishikawa M, Yoshimura T, Mitsuhashi K et al. Single chip VLSI chrominance/luminance separator based on a silicon compiler. In Anon, editor, ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings. Vol. 4. Publ by IEEE. 1989. p. 2433-2436
Miyazaki, T. ; Nishitani, T. ; Aikoh, S. ; Ishikawa, M. ; Yoshimura, Takeshi ; Mitsuhashi, K. ; Furuichi, M. / Single chip VLSI chrominance/luminance separator based on a silicon compiler. ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings. editor / Anon. Vol. 4 Publ by IEEE, 1989. pp. 2433-2436
@inproceedings{a5bd221523a54a2ea1e86550dc0bf3d0,
title = "Single chip VLSI chrominance/luminance separator based on a silicon compiler",
abstract = "The authors present a single-chip VLSI chrominance/luminance (Y/C) separator that is economically fabricated for NTSC TV signals at 13.5-MHz CCIR standard sampling rate. In order to realize compactness and low power dissipation, two FIR filter architectures and a multiplier structure are proposed. A silicon compiler, which uses these structures, also contributes to fast and error-free VLSI development. The Y/C separator chip has 10.4-mm × 11.7-mm die size and attains about 860-MOPS operating speed.",
author = "T. Miyazaki and T. Nishitani and S. Aikoh and M. Ishikawa and Takeshi Yoshimura and K. Mitsuhashi and M. Furuichi",
year = "1989",
language = "English",
volume = "4",
pages = "2433--2436",
editor = "Anon",
booktitle = "ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings",
publisher = "Publ by IEEE",

}

TY - GEN

T1 - Single chip VLSI chrominance/luminance separator based on a silicon compiler

AU - Miyazaki, T.

AU - Nishitani, T.

AU - Aikoh, S.

AU - Ishikawa, M.

AU - Yoshimura, Takeshi

AU - Mitsuhashi, K.

AU - Furuichi, M.

PY - 1989

Y1 - 1989

N2 - The authors present a single-chip VLSI chrominance/luminance (Y/C) separator that is economically fabricated for NTSC TV signals at 13.5-MHz CCIR standard sampling rate. In order to realize compactness and low power dissipation, two FIR filter architectures and a multiplier structure are proposed. A silicon compiler, which uses these structures, also contributes to fast and error-free VLSI development. The Y/C separator chip has 10.4-mm × 11.7-mm die size and attains about 860-MOPS operating speed.

AB - The authors present a single-chip VLSI chrominance/luminance (Y/C) separator that is economically fabricated for NTSC TV signals at 13.5-MHz CCIR standard sampling rate. In order to realize compactness and low power dissipation, two FIR filter architectures and a multiplier structure are proposed. A silicon compiler, which uses these structures, also contributes to fast and error-free VLSI development. The Y/C separator chip has 10.4-mm × 11.7-mm die size and attains about 860-MOPS operating speed.

UR - http://www.scopus.com/inward/record.url?scp=0024937260&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0024937260&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0024937260

VL - 4

SP - 2433

EP - 2436

BT - ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings

A2 - Anon, null

PB - Publ by IEEE

ER -