SOI-DRAM with wide operating voltage range by CMOS/SIMOX technology

Katsuhiro Suma, Takahiro Tsuruda, Hideto Hidaka, Takahisa Eimori, Toshiyuki Oashi, Yasuo Yamaguchi, Toshiaki Iwamatsu, Masakazu Hirose, Kazuyasy Fujishima, Yasuro Inoue, Tadashi Nishimura, Tsutomu Yoshihara

Research output: Chapter in Book/Report/Conference proceedingConference contribution

11 Citations (Scopus)

Abstract

The fundamental limitations of the SOI and bulk-Si DRAM are compared at 1.5V Vcc operation. The dependence of the read out signal amplitude on the memory cell storage capacitance (Cs) is shown. It is assumed that bit-line capacitance Cb of SOI structures i reduced by 25% compared with that of bulk-Si substrates. The mean value of data retention time in 256Mb DRAM should be longer than 5s at 80°C. For both memory cell structures, p-n junction leakage current is the dominant leakage mechanism. For 1.5V operation the lower limit of memory cell capacitance (Cs) from the data retention requirement is only 4.5fF for SOI, contrasted with 24fF for bulk-Si. This is because the junction area of SOI memory cell is reduced to 7.5% of bulk-Si DDRAM. Therefore thin-film SOL-DRAM provides a great advantage in data retention.

Original languageEnglish
Title of host publicationDigest of Technical Papers - IEEE International Solid-State Circuits Conference
Editors Anon
Place of PublicationPiscataway, NJ, United States
PublisherPubl by IEEE
Pages138-139
Number of pages2
ISBN (Print)0780318455
Publication statusPublished - 1994
Externally publishedYes
EventProceedings of the 1994 IEEE International Solid-State Circuits Conference - San Francisco, CA, USA
Duration: 1994 Feb 161994 Feb 18

Other

OtherProceedings of the 1994 IEEE International Solid-State Circuits Conference
CitySan Francisco, CA, USA
Period94/2/1694/2/18

Fingerprint

Dynamic random access storage
Capacitance
Data storage equipment
Electric potential
Leakage currents
Thin films
Substrates

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering
  • Engineering(all)

Cite this

Suma, K., Tsuruda, T., Hidaka, H., Eimori, T., Oashi, T., Yamaguchi, Y., ... Yoshihara, T. (1994). SOI-DRAM with wide operating voltage range by CMOS/SIMOX technology. In Anon (Ed.), Digest of Technical Papers - IEEE International Solid-State Circuits Conference (pp. 138-139). Piscataway, NJ, United States: Publ by IEEE.

SOI-DRAM with wide operating voltage range by CMOS/SIMOX technology. / Suma, Katsuhiro; Tsuruda, Takahiro; Hidaka, Hideto; Eimori, Takahisa; Oashi, Toshiyuki; Yamaguchi, Yasuo; Iwamatsu, Toshiaki; Hirose, Masakazu; Fujishima, Kazuyasy; Inoue, Yasuro; Nishimura, Tadashi; Yoshihara, Tsutomu.

Digest of Technical Papers - IEEE International Solid-State Circuits Conference. ed. / Anon. Piscataway, NJ, United States : Publ by IEEE, 1994. p. 138-139.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Suma, K, Tsuruda, T, Hidaka, H, Eimori, T, Oashi, T, Yamaguchi, Y, Iwamatsu, T, Hirose, M, Fujishima, K, Inoue, Y, Nishimura, T & Yoshihara, T 1994, SOI-DRAM with wide operating voltage range by CMOS/SIMOX technology. in Anon (ed.), Digest of Technical Papers - IEEE International Solid-State Circuits Conference. Publ by IEEE, Piscataway, NJ, United States, pp. 138-139, Proceedings of the 1994 IEEE International Solid-State Circuits Conference, San Francisco, CA, USA, 94/2/16.
Suma K, Tsuruda T, Hidaka H, Eimori T, Oashi T, Yamaguchi Y et al. SOI-DRAM with wide operating voltage range by CMOS/SIMOX technology. In Anon, editor, Digest of Technical Papers - IEEE International Solid-State Circuits Conference. Piscataway, NJ, United States: Publ by IEEE. 1994. p. 138-139
Suma, Katsuhiro ; Tsuruda, Takahiro ; Hidaka, Hideto ; Eimori, Takahisa ; Oashi, Toshiyuki ; Yamaguchi, Yasuo ; Iwamatsu, Toshiaki ; Hirose, Masakazu ; Fujishima, Kazuyasy ; Inoue, Yasuro ; Nishimura, Tadashi ; Yoshihara, Tsutomu. / SOI-DRAM with wide operating voltage range by CMOS/SIMOX technology. Digest of Technical Papers - IEEE International Solid-State Circuits Conference. editor / Anon. Piscataway, NJ, United States : Publ by IEEE, 1994. pp. 138-139
@inproceedings{58327ae1107946959cd4d90a4c620b60,
title = "SOI-DRAM with wide operating voltage range by CMOS/SIMOX technology",
abstract = "The fundamental limitations of the SOI and bulk-Si DRAM are compared at 1.5V Vcc operation. The dependence of the read out signal amplitude on the memory cell storage capacitance (Cs) is shown. It is assumed that bit-line capacitance Cb of SOI structures i reduced by 25{\%} compared with that of bulk-Si substrates. The mean value of data retention time in 256Mb DRAM should be longer than 5s at 80°C. For both memory cell structures, p-n junction leakage current is the dominant leakage mechanism. For 1.5V operation the lower limit of memory cell capacitance (Cs) from the data retention requirement is only 4.5fF for SOI, contrasted with 24fF for bulk-Si. This is because the junction area of SOI memory cell is reduced to 7.5{\%} of bulk-Si DDRAM. Therefore thin-film SOL-DRAM provides a great advantage in data retention.",
author = "Katsuhiro Suma and Takahiro Tsuruda and Hideto Hidaka and Takahisa Eimori and Toshiyuki Oashi and Yasuo Yamaguchi and Toshiaki Iwamatsu and Masakazu Hirose and Kazuyasy Fujishima and Yasuro Inoue and Tadashi Nishimura and Tsutomu Yoshihara",
year = "1994",
language = "English",
isbn = "0780318455",
pages = "138--139",
editor = "Anon",
booktitle = "Digest of Technical Papers - IEEE International Solid-State Circuits Conference",
publisher = "Publ by IEEE",

}

TY - GEN

T1 - SOI-DRAM with wide operating voltage range by CMOS/SIMOX technology

AU - Suma, Katsuhiro

AU - Tsuruda, Takahiro

AU - Hidaka, Hideto

AU - Eimori, Takahisa

AU - Oashi, Toshiyuki

AU - Yamaguchi, Yasuo

AU - Iwamatsu, Toshiaki

AU - Hirose, Masakazu

AU - Fujishima, Kazuyasy

AU - Inoue, Yasuro

AU - Nishimura, Tadashi

AU - Yoshihara, Tsutomu

PY - 1994

Y1 - 1994

N2 - The fundamental limitations of the SOI and bulk-Si DRAM are compared at 1.5V Vcc operation. The dependence of the read out signal amplitude on the memory cell storage capacitance (Cs) is shown. It is assumed that bit-line capacitance Cb of SOI structures i reduced by 25% compared with that of bulk-Si substrates. The mean value of data retention time in 256Mb DRAM should be longer than 5s at 80°C. For both memory cell structures, p-n junction leakage current is the dominant leakage mechanism. For 1.5V operation the lower limit of memory cell capacitance (Cs) from the data retention requirement is only 4.5fF for SOI, contrasted with 24fF for bulk-Si. This is because the junction area of SOI memory cell is reduced to 7.5% of bulk-Si DDRAM. Therefore thin-film SOL-DRAM provides a great advantage in data retention.

AB - The fundamental limitations of the SOI and bulk-Si DRAM are compared at 1.5V Vcc operation. The dependence of the read out signal amplitude on the memory cell storage capacitance (Cs) is shown. It is assumed that bit-line capacitance Cb of SOI structures i reduced by 25% compared with that of bulk-Si substrates. The mean value of data retention time in 256Mb DRAM should be longer than 5s at 80°C. For both memory cell structures, p-n junction leakage current is the dominant leakage mechanism. For 1.5V operation the lower limit of memory cell capacitance (Cs) from the data retention requirement is only 4.5fF for SOI, contrasted with 24fF for bulk-Si. This is because the junction area of SOI memory cell is reduced to 7.5% of bulk-Si DDRAM. Therefore thin-film SOL-DRAM provides a great advantage in data retention.

UR - http://www.scopus.com/inward/record.url?scp=0028124010&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0028124010&partnerID=8YFLogxK

M3 - Conference contribution

SN - 0780318455

SP - 138

EP - 139

BT - Digest of Technical Papers - IEEE International Solid-State Circuits Conference

A2 - Anon, null

PB - Publ by IEEE

CY - Piscataway, NJ, United States

ER -