Source-line programming scheme for low voltage operation NAND flash memories

Ken Takeuchi, Shinji Satoh, Kenichi Imamiya, Yoshihisa Sugiura, Hiroshi Nakamura, Toshihiko Himeno, Tamio Ikehashi, Kazushige Kanda, Koji Hosono, Koji Sakui

Research output: Contribution to conferencePaper

9 Citations (Scopus)

Abstract

Proposed is a new programming scheme that drastically reduces the program disturb and realizes highly reliable, high-speed programming, low voltage operation, low power consumption and low cost NAND flash memories. This scheme has been realized in a 256Mb test device using a 0.25μm CMOS-STI technology.

Original languageEnglish
Pages37-38
Number of pages2
Publication statusPublished - 1999 Dec 1
Externally publishedYes
EventProceedings of the 1999 Symposium on VLSI Circuits - Kyoto, Jpn
Duration: 1999 Jun 171999 Jun 19

Conference

ConferenceProceedings of the 1999 Symposium on VLSI Circuits
CityKyoto, Jpn
Period99/6/1799/6/19

Fingerprint

Flash memory
Electric power utilization
Electric potential
Costs

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Cite this

Takeuchi, K., Satoh, S., Imamiya, K., Sugiura, Y., Nakamura, H., Himeno, T., ... Sakui, K. (1999). Source-line programming scheme for low voltage operation NAND flash memories. 37-38. Paper presented at Proceedings of the 1999 Symposium on VLSI Circuits, Kyoto, Jpn, .

Source-line programming scheme for low voltage operation NAND flash memories. / Takeuchi, Ken; Satoh, Shinji; Imamiya, Kenichi; Sugiura, Yoshihisa; Nakamura, Hiroshi; Himeno, Toshihiko; Ikehashi, Tamio; Kanda, Kazushige; Hosono, Koji; Sakui, Koji.

1999. 37-38 Paper presented at Proceedings of the 1999 Symposium on VLSI Circuits, Kyoto, Jpn, .

Research output: Contribution to conferencePaper

Takeuchi, K, Satoh, S, Imamiya, K, Sugiura, Y, Nakamura, H, Himeno, T, Ikehashi, T, Kanda, K, Hosono, K & Sakui, K 1999, 'Source-line programming scheme for low voltage operation NAND flash memories' Paper presented at Proceedings of the 1999 Symposium on VLSI Circuits, Kyoto, Jpn, 99/6/17 - 99/6/19, pp. 37-38.
Takeuchi K, Satoh S, Imamiya K, Sugiura Y, Nakamura H, Himeno T et al. Source-line programming scheme for low voltage operation NAND flash memories. 1999. Paper presented at Proceedings of the 1999 Symposium on VLSI Circuits, Kyoto, Jpn, .
Takeuchi, Ken ; Satoh, Shinji ; Imamiya, Kenichi ; Sugiura, Yoshihisa ; Nakamura, Hiroshi ; Himeno, Toshihiko ; Ikehashi, Tamio ; Kanda, Kazushige ; Hosono, Koji ; Sakui, Koji. / Source-line programming scheme for low voltage operation NAND flash memories. Paper presented at Proceedings of the 1999 Symposium on VLSI Circuits, Kyoto, Jpn, .2 p.
@conference{4e3fb2246fda46b2ab01368035c9de61,
title = "Source-line programming scheme for low voltage operation NAND flash memories",
abstract = "Proposed is a new programming scheme that drastically reduces the program disturb and realizes highly reliable, high-speed programming, low voltage operation, low power consumption and low cost NAND flash memories. This scheme has been realized in a 256Mb test device using a 0.25μm CMOS-STI technology.",
author = "Ken Takeuchi and Shinji Satoh and Kenichi Imamiya and Yoshihisa Sugiura and Hiroshi Nakamura and Toshihiko Himeno and Tamio Ikehashi and Kazushige Kanda and Koji Hosono and Koji Sakui",
year = "1999",
month = "12",
day = "1",
language = "English",
pages = "37--38",
note = "Proceedings of the 1999 Symposium on VLSI Circuits ; Conference date: 17-06-1999 Through 19-06-1999",

}

TY - CONF

T1 - Source-line programming scheme for low voltage operation NAND flash memories

AU - Takeuchi, Ken

AU - Satoh, Shinji

AU - Imamiya, Kenichi

AU - Sugiura, Yoshihisa

AU - Nakamura, Hiroshi

AU - Himeno, Toshihiko

AU - Ikehashi, Tamio

AU - Kanda, Kazushige

AU - Hosono, Koji

AU - Sakui, Koji

PY - 1999/12/1

Y1 - 1999/12/1

N2 - Proposed is a new programming scheme that drastically reduces the program disturb and realizes highly reliable, high-speed programming, low voltage operation, low power consumption and low cost NAND flash memories. This scheme has been realized in a 256Mb test device using a 0.25μm CMOS-STI technology.

AB - Proposed is a new programming scheme that drastically reduces the program disturb and realizes highly reliable, high-speed programming, low voltage operation, low power consumption and low cost NAND flash memories. This scheme has been realized in a 256Mb test device using a 0.25μm CMOS-STI technology.

UR - http://www.scopus.com/inward/record.url?scp=0033281038&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0033281038&partnerID=8YFLogxK

M3 - Paper

SP - 37

EP - 38

ER -