Speech recognition chip for monosyllables

K. Nakamura; Qiang Zhu; S. Maruoka; T. Horiyama; S. Kimura; K. Watanabe

doi:10.1109/ASPDAC.2001.913339

Speech recognition chip for monosyllables

K. Nakamura, Qiang Zhu, S. Maruoka, T. Horiyama, S. Kimura, K. Watanabe

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

7 Citations (Scopus)

Abstract

In the paper, we present a real-time speech recognition chip for monosyllables such as A,B,..., etc. The chip recognizes up to 64 monosyllables based on the Hidden Markov Model (HMM), which is a well known speaker-independent recognition method. The chip accepts a short-speech frame including 256 16-bit digitized samples corresponding to 11.6 ms period, and outputs the 6-bit symbol code of monosyllables for 16 short-frames (corresponding to 185.6 ms). A learning circuit to update HMM parameters for the recognition chip has also been designed, and the recognition chip includes an interface to the learning circuit. We have fabricated the recognition chip by the VDEC Rohm 0.6 μm process on a 4.5 mmx4.5 mm chip. We have also made a layout of the entire circuit including the learning circuit by the VDEC Rohm 0.35 μm process on a 4.9 mmx4.9 mm chip.

Original language	English
Title of host publication	Proceedings of the ASP-DAC 2001
Subtitle of host publication	Asia and South Pacific Design Automation Conference 2001
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	396-399
Number of pages	4
ISBN (Electronic)	0780366336
DOIs	https://doi.org/10.1109/ASPDAC.2001.913339
Publication status	Published - 2001
Externally published	Yes
Event	Asia and South Pacific Design Automation Conference 2001, ASP-DAC 2001 - Yokohama, Japan Duration: 2001 Jan 30 → 2001 Feb 2

Publication series

Name	Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC
Volume	2001-January

Other

Other	Asia and South Pacific Design Automation Conference 2001, ASP-DAC 2001
Country/Territory	Japan
City	Yokohama
Period	01/1/30 → 01/2/2

Keywords

Algorithm design and analysis
Circuits
Feature extraction
Hardware
Hidden Markov models
Linear predictive coding
Speech analysis
Speech coding
Speech recognition
Vectors

ASJC Scopus subject areas

Computer Science Applications
Computer Graphics and Computer-Aided Design
Electrical and Electronic Engineering

Access to Document

10.1109/ASPDAC.2001.913339

Cite this

Nakamura, K., Zhu, Q., Maruoka, S., Horiyama, T., Kimura, S., & Watanabe, K. (2001). Speech recognition chip for monosyllables. In Proceedings of the ASP-DAC 2001: Asia and South Pacific Design Automation Conference 2001 (pp. 396-399). [913339] (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC; Vol. 2001-January). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ASPDAC.2001.913339

Speech recognition chip for monosyllables. / Nakamura, K.; Zhu, Qiang; Maruoka, S.; Horiyama, T.; Kimura, S.; Watanabe, K.

Proceedings of the ASP-DAC 2001: Asia and South Pacific Design Automation Conference 2001. Institute of Electrical and Electronics Engineers Inc., 2001. p. 396-399 913339 (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC; Vol. 2001-January).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Nakamura, K, Zhu, Q, Maruoka, S, Horiyama, T, Kimura, S & Watanabe, K 2001, Speech recognition chip for monosyllables. in Proceedings of the ASP-DAC 2001: Asia and South Pacific Design Automation Conference 2001., 913339, Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC, vol. 2001-January, Institute of Electrical and Electronics Engineers Inc., pp. 396-399, Asia and South Pacific Design Automation Conference 2001, ASP-DAC 2001, Yokohama, Japan, 01/1/30. https://doi.org/10.1109/ASPDAC.2001.913339

Nakamura K, Zhu Q, Maruoka S, Horiyama T, Kimura S, Watanabe K. Speech recognition chip for monosyllables. In Proceedings of the ASP-DAC 2001: Asia and South Pacific Design Automation Conference 2001. Institute of Electrical and Electronics Engineers Inc. 2001. p. 396-399. 913339. (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC). https://doi.org/10.1109/ASPDAC.2001.913339

Nakamura, K. ; Zhu, Qiang ; Maruoka, S. ; Horiyama, T. ; Kimura, S. ; Watanabe, K. / Speech recognition chip for monosyllables. Proceedings of the ASP-DAC 2001: Asia and South Pacific Design Automation Conference 2001. Institute of Electrical and Electronics Engineers Inc., 2001. pp. 396-399 (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC).

@inproceedings{beb1bb9ea77541a08f2bbeaf42720ee1,

title = "Speech recognition chip for monosyllables",

abstract = "In the paper, we present a real-time speech recognition chip for monosyllables such as A,B,..., etc. The chip recognizes up to 64 monosyllables based on the Hidden Markov Model (HMM), which is a well known speaker-independent recognition method. The chip accepts a short-speech frame including 256 16-bit digitized samples corresponding to 11.6 ms period, and outputs the 6-bit symbol code of monosyllables for 16 short-frames (corresponding to 185.6 ms). A learning circuit to update HMM parameters for the recognition chip has also been designed, and the recognition chip includes an interface to the learning circuit. We have fabricated the recognition chip by the VDEC Rohm 0.6 μm process on a 4.5 mmx4.5 mm chip. We have also made a layout of the entire circuit including the learning circuit by the VDEC Rohm 0.35 μm process on a 4.9 mmx4.9 mm chip.",

keywords = "Algorithm design and analysis, Circuits, Feature extraction, Hardware, Hidden Markov models, Linear predictive coding, Speech analysis, Speech coding, Speech recognition, Vectors",

author = "K. Nakamura and Qiang Zhu and S. Maruoka and T. Horiyama and S. Kimura and K. Watanabe",

note = "Publisher Copyright: {\textcopyright} 2001 IEEE.; Asia and South Pacific Design Automation Conference 2001, ASP-DAC 2001 ; Conference date: 30-01-2001 Through 02-02-2001",

year = "2001",

doi = "10.1109/ASPDAC.2001.913339",

language = "English",

series = "Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "396--399",

booktitle = "Proceedings of the ASP-DAC 2001",

}

TY - GEN

T1 - Speech recognition chip for monosyllables

AU - Nakamura, K.

AU - Zhu, Qiang

AU - Maruoka, S.

AU - Horiyama, T.

AU - Kimura, S.

AU - Watanabe, K.

PY - 2001

Y1 - 2001

N2 - In the paper, we present a real-time speech recognition chip for monosyllables such as A,B,..., etc. The chip recognizes up to 64 monosyllables based on the Hidden Markov Model (HMM), which is a well known speaker-independent recognition method. The chip accepts a short-speech frame including 256 16-bit digitized samples corresponding to 11.6 ms period, and outputs the 6-bit symbol code of monosyllables for 16 short-frames (corresponding to 185.6 ms). A learning circuit to update HMM parameters for the recognition chip has also been designed, and the recognition chip includes an interface to the learning circuit. We have fabricated the recognition chip by the VDEC Rohm 0.6 μm process on a 4.5 mmx4.5 mm chip. We have also made a layout of the entire circuit including the learning circuit by the VDEC Rohm 0.35 μm process on a 4.9 mmx4.9 mm chip.

AB - In the paper, we present a real-time speech recognition chip for monosyllables such as A,B,..., etc. The chip recognizes up to 64 monosyllables based on the Hidden Markov Model (HMM), which is a well known speaker-independent recognition method. The chip accepts a short-speech frame including 256 16-bit digitized samples corresponding to 11.6 ms period, and outputs the 6-bit symbol code of monosyllables for 16 short-frames (corresponding to 185.6 ms). A learning circuit to update HMM parameters for the recognition chip has also been designed, and the recognition chip includes an interface to the learning circuit. We have fabricated the recognition chip by the VDEC Rohm 0.6 μm process on a 4.5 mmx4.5 mm chip. We have also made a layout of the entire circuit including the learning circuit by the VDEC Rohm 0.35 μm process on a 4.9 mmx4.9 mm chip.

KW - Algorithm design and analysis

KW - Circuits

KW - Feature extraction

KW - Hardware

KW - Hidden Markov models

KW - Linear predictive coding

KW - Speech analysis

KW - Speech coding

KW - Speech recognition

KW - Vectors

UR - http://www.scopus.com/inward/record.url?scp=1542568711&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=1542568711&partnerID=8YFLogxK

U2 - 10.1109/ASPDAC.2001.913339

DO - 10.1109/ASPDAC.2001.913339

M3 - Conference contribution

AN - SCOPUS:1542568711

T3 - Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

SP - 396

EP - 399

BT - Proceedings of the ASP-DAC 2001

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - Asia and South Pacific Design Automation Conference 2001, ASP-DAC 2001

Y2 - 30 January 2001 through 2 February 2001

ER -

Speech recognition chip for monosyllables

Abstract

Publication series

Other

Keywords

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this