State dependent scan flip-flop with key-based configuration against scan-based side channel attack on RSA circuit

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    6 Citations (Scopus)

    Abstract

    Scan test is one of the useful design for testability techniques, which can detect circuit failure efficiently. However, it has been reported that it's possible to retrieve secret keys from cryptographic LSIs through scan chains. Therefore testability and security contradicted to each other, and there is a need to an efficient design for testability circuit so as to satisfy both testability and security requirement. In this paper, a secure scan architecture against scan-based attack is proposed to achieve high security without compromising the testability. In our method, scan structure is dynamically changed by adding the latch to any FFs in the scan chain. We made an analysis on an RSA circuit implementation to show the effectiveness of the proposed method and discussed how our approach is resistant to scan-based attack.

    Original languageEnglish
    Title of host publicationIEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS
    Pages607-610
    Number of pages4
    DOIs
    Publication statusPublished - 2012
    Event2012 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2012 - Kaohsiung
    Duration: 2012 Dec 22012 Dec 5

    Other

    Other2012 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2012
    CityKaohsiung
    Period12/12/212/12/5

    Fingerprint

    Flip flop circuits
    Design for testability
    Networks (circuits)
    Side channel attack

    Keywords

    • RSA
    • scan chain
    • scan-based attack
    • secure scan architecture

    ASJC Scopus subject areas

    • Electrical and Electronic Engineering

    Cite this

    State dependent scan flip-flop with key-based configuration against scan-based side channel attack on RSA circuit. / Atobe, Yuta; Shi, Youhua; Yanagisawa, Masao; Togawa, Nozomu.

    IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS. 2012. p. 607-610 6419108.

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Atobe, Y, Shi, Y, Yanagisawa, M & Togawa, N 2012, State dependent scan flip-flop with key-based configuration against scan-based side channel attack on RSA circuit. in IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS., 6419108, pp. 607-610, 2012 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2012, Kaohsiung, 12/12/2. https://doi.org/10.1109/APCCAS.2012.6419108
    @inproceedings{39ad15be2c2843aea389af3fb4607c10,
    title = "State dependent scan flip-flop with key-based configuration against scan-based side channel attack on RSA circuit",
    abstract = "Scan test is one of the useful design for testability techniques, which can detect circuit failure efficiently. However, it has been reported that it's possible to retrieve secret keys from cryptographic LSIs through scan chains. Therefore testability and security contradicted to each other, and there is a need to an efficient design for testability circuit so as to satisfy both testability and security requirement. In this paper, a secure scan architecture against scan-based attack is proposed to achieve high security without compromising the testability. In our method, scan structure is dynamically changed by adding the latch to any FFs in the scan chain. We made an analysis on an RSA circuit implementation to show the effectiveness of the proposed method and discussed how our approach is resistant to scan-based attack.",
    keywords = "RSA, scan chain, scan-based attack, secure scan architecture",
    author = "Yuta Atobe and Youhua Shi and Masao Yanagisawa and Nozomu Togawa",
    year = "2012",
    doi = "10.1109/APCCAS.2012.6419108",
    language = "English",
    isbn = "9781457717291",
    pages = "607--610",
    booktitle = "IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS",

    }

    TY - GEN

    T1 - State dependent scan flip-flop with key-based configuration against scan-based side channel attack on RSA circuit

    AU - Atobe, Yuta

    AU - Shi, Youhua

    AU - Yanagisawa, Masao

    AU - Togawa, Nozomu

    PY - 2012

    Y1 - 2012

    N2 - Scan test is one of the useful design for testability techniques, which can detect circuit failure efficiently. However, it has been reported that it's possible to retrieve secret keys from cryptographic LSIs through scan chains. Therefore testability and security contradicted to each other, and there is a need to an efficient design for testability circuit so as to satisfy both testability and security requirement. In this paper, a secure scan architecture against scan-based attack is proposed to achieve high security without compromising the testability. In our method, scan structure is dynamically changed by adding the latch to any FFs in the scan chain. We made an analysis on an RSA circuit implementation to show the effectiveness of the proposed method and discussed how our approach is resistant to scan-based attack.

    AB - Scan test is one of the useful design for testability techniques, which can detect circuit failure efficiently. However, it has been reported that it's possible to retrieve secret keys from cryptographic LSIs through scan chains. Therefore testability and security contradicted to each other, and there is a need to an efficient design for testability circuit so as to satisfy both testability and security requirement. In this paper, a secure scan architecture against scan-based attack is proposed to achieve high security without compromising the testability. In our method, scan structure is dynamically changed by adding the latch to any FFs in the scan chain. We made an analysis on an RSA circuit implementation to show the effectiveness of the proposed method and discussed how our approach is resistant to scan-based attack.

    KW - RSA

    KW - scan chain

    KW - scan-based attack

    KW - secure scan architecture

    UR - http://www.scopus.com/inward/record.url?scp=84874141818&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=84874141818&partnerID=8YFLogxK

    U2 - 10.1109/APCCAS.2012.6419108

    DO - 10.1109/APCCAS.2012.6419108

    M3 - Conference contribution

    AN - SCOPUS:84874141818

    SN - 9781457717291

    SP - 607

    EP - 610

    BT - IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS

    ER -