Strategy for improved frequency response of electric double-layer capacitors

Yoshifumi Wada, Jiang Pu, Taishi Takenobu

    Research output: Contribution to journalArticle

    3 Citations (Scopus)

    Abstract

    We propose a strategy for improving the response speed of electric double-layer capacitors (EDLCs) and electric double-layer transistors (EDLTs), based on an asymmetric structure with differently sized active materials and gate electrodes. We validate the strategy analytically by a classical calculation and experimentally by fabricating EDLCs with asymmetric Au electrodes (1:50 area ratio and 7.5 μm gap distance). The performance of the EDLCs is compared with that of conventional symmetric EDLCs. Our strategy dramatically improved the cut-off frequency from 14 to 93 kHz and this improvement is explained by fast charging of smaller electrodes. Therefore, this approach is particularly suitable to EDLTs, potentially expanding the applicability to medium speed (kHz-MHz) devices.

    Original languageEnglish
    Article number153505
    JournalApplied Physics Letters
    Volume107
    Issue number15
    DOIs
    Publication statusPublished - 2015 Oct 12

    Fingerprint

    electrochemical capacitors
    frequency response
    electrodes
    transistors
    charging
    cut-off

    ASJC Scopus subject areas

    • Physics and Astronomy (miscellaneous)

    Cite this

    Strategy for improved frequency response of electric double-layer capacitors. / Wada, Yoshifumi; Pu, Jiang; Takenobu, Taishi.

    In: Applied Physics Letters, Vol. 107, No. 15, 153505, 12.10.2015.

    Research output: Contribution to journalArticle

    Wada, Yoshifumi ; Pu, Jiang ; Takenobu, Taishi. / Strategy for improved frequency response of electric double-layer capacitors. In: Applied Physics Letters. 2015 ; Vol. 107, No. 15.
    @article{f24530e7af264f8989eb0ec9874042d8,
    title = "Strategy for improved frequency response of electric double-layer capacitors",
    abstract = "We propose a strategy for improving the response speed of electric double-layer capacitors (EDLCs) and electric double-layer transistors (EDLTs), based on an asymmetric structure with differently sized active materials and gate electrodes. We validate the strategy analytically by a classical calculation and experimentally by fabricating EDLCs with asymmetric Au electrodes (1:50 area ratio and 7.5 μm gap distance). The performance of the EDLCs is compared with that of conventional symmetric EDLCs. Our strategy dramatically improved the cut-off frequency from 14 to 93 kHz and this improvement is explained by fast charging of smaller electrodes. Therefore, this approach is particularly suitable to EDLTs, potentially expanding the applicability to medium speed (kHz-MHz) devices.",
    author = "Yoshifumi Wada and Jiang Pu and Taishi Takenobu",
    year = "2015",
    month = "10",
    day = "12",
    doi = "10.1063/1.4933255",
    language = "English",
    volume = "107",
    journal = "Applied Physics Letters",
    issn = "0003-6951",
    publisher = "American Institute of Physics Publising LLC",
    number = "15",

    }

    TY - JOUR

    T1 - Strategy for improved frequency response of electric double-layer capacitors

    AU - Wada, Yoshifumi

    AU - Pu, Jiang

    AU - Takenobu, Taishi

    PY - 2015/10/12

    Y1 - 2015/10/12

    N2 - We propose a strategy for improving the response speed of electric double-layer capacitors (EDLCs) and electric double-layer transistors (EDLTs), based on an asymmetric structure with differently sized active materials and gate electrodes. We validate the strategy analytically by a classical calculation and experimentally by fabricating EDLCs with asymmetric Au electrodes (1:50 area ratio and 7.5 μm gap distance). The performance of the EDLCs is compared with that of conventional symmetric EDLCs. Our strategy dramatically improved the cut-off frequency from 14 to 93 kHz and this improvement is explained by fast charging of smaller electrodes. Therefore, this approach is particularly suitable to EDLTs, potentially expanding the applicability to medium speed (kHz-MHz) devices.

    AB - We propose a strategy for improving the response speed of electric double-layer capacitors (EDLCs) and electric double-layer transistors (EDLTs), based on an asymmetric structure with differently sized active materials and gate electrodes. We validate the strategy analytically by a classical calculation and experimentally by fabricating EDLCs with asymmetric Au electrodes (1:50 area ratio and 7.5 μm gap distance). The performance of the EDLCs is compared with that of conventional symmetric EDLCs. Our strategy dramatically improved the cut-off frequency from 14 to 93 kHz and this improvement is explained by fast charging of smaller electrodes. Therefore, this approach is particularly suitable to EDLTs, potentially expanding the applicability to medium speed (kHz-MHz) devices.

    UR - http://www.scopus.com/inward/record.url?scp=84944400188&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=84944400188&partnerID=8YFLogxK

    U2 - 10.1063/1.4933255

    DO - 10.1063/1.4933255

    M3 - Article

    AN - SCOPUS:84944400188

    VL - 107

    JO - Applied Physics Letters

    JF - Applied Physics Letters

    SN - 0003-6951

    IS - 15

    M1 - 153505

    ER -