Synthesis of parallel prefix adders considering switching activities

Taeko Matsunaga, Shinji Kimura, Yusuke Matsunaga

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

This paper addresses parallel prefix adder synthesis which targets minimization of the total switching activities under bitwise timing constraints. This problem is treated as synthesis of prefix graphs which represent global structures of parallel prefix adders at technology-independent level. An approach for timing-driven area minimization has been proposed which first finds the exact minimum solution on a specific subset of prefix graphs by dynamic programming, then restructures the result for further reduction by removing restriction on the subset. This approach can be applied for switching cost minimization almost directly, though it is not so effective as area minimization in some cases. In this paper, a heuristic is proposed which estimates the effect of the restructuring phase and improve cost calculation fo some specific cases. Through various kinds of experiments, conditions where this approach can be executed effectively is also discussed. & copy; 2008 IEEE.

Original languageEnglish
Title of host publication26th IEEE International Conference on Computer Design 2008, ICCD
Pages404-409
Number of pages6
DOIs
Publication statusPublished - 2008 Dec 1
Event26th IEEE International Conference on Computer Design 2008, ICCD - Lake Tahoe, CA, United States
Duration: 2008 Oct 122008 Oct 15

Publication series

Name26th IEEE International Conference on Computer Design 2008, ICCD

Conference

Conference26th IEEE International Conference on Computer Design 2008, ICCD
CountryUnited States
CityLake Tahoe, CA
Period08/10/1208/10/15

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'Synthesis of parallel prefix adders considering switching activities'. Together they form a unique fingerprint.

  • Cite this

    Matsunaga, T., Kimura, S., & Matsunaga, Y. (2008). Synthesis of parallel prefix adders considering switching activities. In 26th IEEE International Conference on Computer Design 2008, ICCD (pp. 404-409). [4751892] (26th IEEE International Conference on Computer Design 2008, ICCD). https://doi.org/10.1109/ICCD.2008.4751892