Temporal and spatial isolation in a virtualization layer for multi-core processor based information appliances

Tatsuo Nakajima, Yuki Kinebuchi, Hiromasa Shimada, Alexandre Courbot, Tsung Han Lin

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    6 Citations (Scopus)

    Abstract

    A virtualization layer makes it possible to compose multiple functionalities on a multi-core processor with minimum modifications of OS kernels and applications. A multi-core processor is a good candidate to compose various software independently developed for dedicated processors into one multi-core processor to reduce both the hardware and development cost. In this paper, we present SPUMONE, which is a virtualization layer suitable for developing multi-core processor based-information appliances.

    Original languageEnglish
    Title of host publicationProceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC
    Pages645-652
    Number of pages8
    DOIs
    Publication statusPublished - 2011
    Event2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011 - Yokohama
    Duration: 2011 Jan 252011 Jan 28

    Other

    Other2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011
    CityYokohama
    Period11/1/2511/1/28

    Fingerprint

    Hardware
    Costs
    Virtualization

    ASJC Scopus subject areas

    • Electrical and Electronic Engineering
    • Computer Science Applications
    • Computer Graphics and Computer-Aided Design

    Cite this

    Nakajima, T., Kinebuchi, Y., Shimada, H., Courbot, A., & Lin, T. H. (2011). Temporal and spatial isolation in a virtualization layer for multi-core processor based information appliances. In Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC (pp. 645-652). [5722268] https://doi.org/10.1109/ASPDAC.2011.5722268

    Temporal and spatial isolation in a virtualization layer for multi-core processor based information appliances. / Nakajima, Tatsuo; Kinebuchi, Yuki; Shimada, Hiromasa; Courbot, Alexandre; Lin, Tsung Han.

    Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2011. p. 645-652 5722268.

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Nakajima, T, Kinebuchi, Y, Shimada, H, Courbot, A & Lin, TH 2011, Temporal and spatial isolation in a virtualization layer for multi-core processor based information appliances. in Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC., 5722268, pp. 645-652, 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011, Yokohama, 11/1/25. https://doi.org/10.1109/ASPDAC.2011.5722268
    Nakajima T, Kinebuchi Y, Shimada H, Courbot A, Lin TH. Temporal and spatial isolation in a virtualization layer for multi-core processor based information appliances. In Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2011. p. 645-652. 5722268 https://doi.org/10.1109/ASPDAC.2011.5722268
    Nakajima, Tatsuo ; Kinebuchi, Yuki ; Shimada, Hiromasa ; Courbot, Alexandre ; Lin, Tsung Han. / Temporal and spatial isolation in a virtualization layer for multi-core processor based information appliances. Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2011. pp. 645-652
    @inproceedings{a83ed0dc7d6b4580adbf5ee595d641ea,
    title = "Temporal and spatial isolation in a virtualization layer for multi-core processor based information appliances",
    abstract = "A virtualization layer makes it possible to compose multiple functionalities on a multi-core processor with minimum modifications of OS kernels and applications. A multi-core processor is a good candidate to compose various software independently developed for dedicated processors into one multi-core processor to reduce both the hardware and development cost. In this paper, we present SPUMONE, which is a virtualization layer suitable for developing multi-core processor based-information appliances.",
    author = "Tatsuo Nakajima and Yuki Kinebuchi and Hiromasa Shimada and Alexandre Courbot and Lin, {Tsung Han}",
    year = "2011",
    doi = "10.1109/ASPDAC.2011.5722268",
    language = "English",
    isbn = "9781424475155",
    pages = "645--652",
    booktitle = "Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",

    }

    TY - GEN

    T1 - Temporal and spatial isolation in a virtualization layer for multi-core processor based information appliances

    AU - Nakajima, Tatsuo

    AU - Kinebuchi, Yuki

    AU - Shimada, Hiromasa

    AU - Courbot, Alexandre

    AU - Lin, Tsung Han

    PY - 2011

    Y1 - 2011

    N2 - A virtualization layer makes it possible to compose multiple functionalities on a multi-core processor with minimum modifications of OS kernels and applications. A multi-core processor is a good candidate to compose various software independently developed for dedicated processors into one multi-core processor to reduce both the hardware and development cost. In this paper, we present SPUMONE, which is a virtualization layer suitable for developing multi-core processor based-information appliances.

    AB - A virtualization layer makes it possible to compose multiple functionalities on a multi-core processor with minimum modifications of OS kernels and applications. A multi-core processor is a good candidate to compose various software independently developed for dedicated processors into one multi-core processor to reduce both the hardware and development cost. In this paper, we present SPUMONE, which is a virtualization layer suitable for developing multi-core processor based-information appliances.

    UR - http://www.scopus.com/inward/record.url?scp=79952920024&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=79952920024&partnerID=8YFLogxK

    U2 - 10.1109/ASPDAC.2011.5722268

    DO - 10.1109/ASPDAC.2011.5722268

    M3 - Conference contribution

    AN - SCOPUS:79952920024

    SN - 9781424475155

    SP - 645

    EP - 652

    BT - Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

    ER -