Thermal-Aware floorplanning for noc-sprinting

Hui Zhu, Cong Hao, Takeshi Yoshimura

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

Due to the rise of utilization wall, a large portion of silicon chips become dark or dim silicon. A NoC-sprinting method is proposed to deal with this problem for instantaneous improvement and the key design constraint of these problems is thermal design power(TDP). In this work we propose a thermalaware Modified Insert After Remove Floorplanning(MD-IARFP) algorithm for NoC-sprinting. Wire length is taken into consideration while only thermal behavior is concerned in the previous work. A thermal model is constructed to evaluate temperature, using relationship between heat transfer and electrical phenomena. Simulated Annealing(SA) based MD-IARFP algorithm is applied to optimize the distribution of active cores. In terms of perturbation of SA, Modified Insert After Remove(MD-IAR) method gives an efficient generation of new floorplan which helps to reduce iterate number and lead to less CPU time. Effective as the experimental results show, our proposal provides better solution with lower temperature and significant decrease of wire length.

Original languageEnglish
Title of host publication2016 IEEE 59th International Midwest Symposium on Circuits and Systems, MWSCAS 2016
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9781509009169
DOIs
Publication statusPublished - 2017 Mar 2
Event59th IEEE International Midwest Symposium on Circuits and Systems, MWSCAS 2016 - Abu Dhabi, United Arab Emirates
Duration: 2016 Oct 162016 Oct 19

Other

Other59th IEEE International Midwest Symposium on Circuits and Systems, MWSCAS 2016
CountryUnited Arab Emirates
CityAbu Dhabi
Period16/10/1616/10/19

Fingerprint

Silicon
Simulated annealing
Wire
Heat problems
Program processors
Heat transfer
Temperature
Hot Temperature
Network-on-chip

Keywords

  • Floorplan
  • Network-on-chip
  • Physical design
  • Thermalaware

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Cite this

Zhu, H., Hao, C., & Yoshimura, T. (2017). Thermal-Aware floorplanning for noc-sprinting. In 2016 IEEE 59th International Midwest Symposium on Circuits and Systems, MWSCAS 2016 [7869950] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/MWSCAS.2016.7869950

Thermal-Aware floorplanning for noc-sprinting. / Zhu, Hui; Hao, Cong; Yoshimura, Takeshi.

2016 IEEE 59th International Midwest Symposium on Circuits and Systems, MWSCAS 2016. Institute of Electrical and Electronics Engineers Inc., 2017. 7869950.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Zhu, H, Hao, C & Yoshimura, T 2017, Thermal-Aware floorplanning for noc-sprinting. in 2016 IEEE 59th International Midwest Symposium on Circuits and Systems, MWSCAS 2016., 7869950, Institute of Electrical and Electronics Engineers Inc., 59th IEEE International Midwest Symposium on Circuits and Systems, MWSCAS 2016, Abu Dhabi, United Arab Emirates, 16/10/16. https://doi.org/10.1109/MWSCAS.2016.7869950
Zhu H, Hao C, Yoshimura T. Thermal-Aware floorplanning for noc-sprinting. In 2016 IEEE 59th International Midwest Symposium on Circuits and Systems, MWSCAS 2016. Institute of Electrical and Electronics Engineers Inc. 2017. 7869950 https://doi.org/10.1109/MWSCAS.2016.7869950
Zhu, Hui ; Hao, Cong ; Yoshimura, Takeshi. / Thermal-Aware floorplanning for noc-sprinting. 2016 IEEE 59th International Midwest Symposium on Circuits and Systems, MWSCAS 2016. Institute of Electrical and Electronics Engineers Inc., 2017.
@inproceedings{c2a6d4ea833b46ed918d77d9c965d0b6,
title = "Thermal-Aware floorplanning for noc-sprinting",
abstract = "Due to the rise of utilization wall, a large portion of silicon chips become dark or dim silicon. A NoC-sprinting method is proposed to deal with this problem for instantaneous improvement and the key design constraint of these problems is thermal design power(TDP). In this work we propose a thermalaware Modified Insert After Remove Floorplanning(MD-IARFP) algorithm for NoC-sprinting. Wire length is taken into consideration while only thermal behavior is concerned in the previous work. A thermal model is constructed to evaluate temperature, using relationship between heat transfer and electrical phenomena. Simulated Annealing(SA) based MD-IARFP algorithm is applied to optimize the distribution of active cores. In terms of perturbation of SA, Modified Insert After Remove(MD-IAR) method gives an efficient generation of new floorplan which helps to reduce iterate number and lead to less CPU time. Effective as the experimental results show, our proposal provides better solution with lower temperature and significant decrease of wire length.",
keywords = "Floorplan, Network-on-chip, Physical design, Thermalaware",
author = "Hui Zhu and Cong Hao and Takeshi Yoshimura",
year = "2017",
month = "3",
day = "2",
doi = "10.1109/MWSCAS.2016.7869950",
language = "English",
booktitle = "2016 IEEE 59th International Midwest Symposium on Circuits and Systems, MWSCAS 2016",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
address = "United States",

}

TY - GEN

T1 - Thermal-Aware floorplanning for noc-sprinting

AU - Zhu, Hui

AU - Hao, Cong

AU - Yoshimura, Takeshi

PY - 2017/3/2

Y1 - 2017/3/2

N2 - Due to the rise of utilization wall, a large portion of silicon chips become dark or dim silicon. A NoC-sprinting method is proposed to deal with this problem for instantaneous improvement and the key design constraint of these problems is thermal design power(TDP). In this work we propose a thermalaware Modified Insert After Remove Floorplanning(MD-IARFP) algorithm for NoC-sprinting. Wire length is taken into consideration while only thermal behavior is concerned in the previous work. A thermal model is constructed to evaluate temperature, using relationship between heat transfer and electrical phenomena. Simulated Annealing(SA) based MD-IARFP algorithm is applied to optimize the distribution of active cores. In terms of perturbation of SA, Modified Insert After Remove(MD-IAR) method gives an efficient generation of new floorplan which helps to reduce iterate number and lead to less CPU time. Effective as the experimental results show, our proposal provides better solution with lower temperature and significant decrease of wire length.

AB - Due to the rise of utilization wall, a large portion of silicon chips become dark or dim silicon. A NoC-sprinting method is proposed to deal with this problem for instantaneous improvement and the key design constraint of these problems is thermal design power(TDP). In this work we propose a thermalaware Modified Insert After Remove Floorplanning(MD-IARFP) algorithm for NoC-sprinting. Wire length is taken into consideration while only thermal behavior is concerned in the previous work. A thermal model is constructed to evaluate temperature, using relationship between heat transfer and electrical phenomena. Simulated Annealing(SA) based MD-IARFP algorithm is applied to optimize the distribution of active cores. In terms of perturbation of SA, Modified Insert After Remove(MD-IAR) method gives an efficient generation of new floorplan which helps to reduce iterate number and lead to less CPU time. Effective as the experimental results show, our proposal provides better solution with lower temperature and significant decrease of wire length.

KW - Floorplan

KW - Network-on-chip

KW - Physical design

KW - Thermalaware

UR - http://www.scopus.com/inward/record.url?scp=85015852982&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85015852982&partnerID=8YFLogxK

U2 - 10.1109/MWSCAS.2016.7869950

DO - 10.1109/MWSCAS.2016.7869950

M3 - Conference contribution

AN - SCOPUS:85015852982

BT - 2016 IEEE 59th International Midwest Symposium on Circuits and Systems, MWSCAS 2016

PB - Institute of Electrical and Electronics Engineers Inc.

ER -