THREE DIMENSIONAL LEAKAGE CURRENT IN CORRUGATED CAPACITOR CELLS.

Eiji Takeda, Kan Takeuchi, Atsushi Hiraiwa, Toru Toyabe, Hideo Sunami, Kiyoo Itoh

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

The mechanism of three-dimensional leakage current in a corrugated capacitor cell for megabit DRAMs has been clarified both experimentally and theoretically using a 3-D device simulator (CADDETH). This study shows that this current is almost completely defined by using the minimum value of the potential barrier height between cells. This is the case even if there is a complicated potential form due to three-dimensional effects and/or sophisticated device structures. Furthermore, the three-dimensional effects in the leakage current caused by back bias penetration are discussed in detail. On the basis of these results, significant guidelines are proposed for trench capacitor cells.

Original languageEnglish
Title of host publicationConference on Solid State Devices and Materials
Place of PublicationTokyo, Jpn
PublisherJapan Soc of Applied Physics
Pages37-40
Number of pages4
ISBN (Print)4930813107
Publication statusPublished - 1985
Externally publishedYes

Fingerprint

Leakage currents
Capacitors
Dynamic random access storage
Simulators

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Takeda, E., Takeuchi, K., Hiraiwa, A., Toyabe, T., Sunami, H., & Itoh, K. (1985). THREE DIMENSIONAL LEAKAGE CURRENT IN CORRUGATED CAPACITOR CELLS. In Conference on Solid State Devices and Materials (pp. 37-40). Tokyo, Jpn: Japan Soc of Applied Physics.

THREE DIMENSIONAL LEAKAGE CURRENT IN CORRUGATED CAPACITOR CELLS. / Takeda, Eiji; Takeuchi, Kan; Hiraiwa, Atsushi; Toyabe, Toru; Sunami, Hideo; Itoh, Kiyoo.

Conference on Solid State Devices and Materials. Tokyo, Jpn : Japan Soc of Applied Physics, 1985. p. 37-40.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Takeda, E, Takeuchi, K, Hiraiwa, A, Toyabe, T, Sunami, H & Itoh, K 1985, THREE DIMENSIONAL LEAKAGE CURRENT IN CORRUGATED CAPACITOR CELLS. in Conference on Solid State Devices and Materials. Japan Soc of Applied Physics, Tokyo, Jpn, pp. 37-40.
Takeda E, Takeuchi K, Hiraiwa A, Toyabe T, Sunami H, Itoh K. THREE DIMENSIONAL LEAKAGE CURRENT IN CORRUGATED CAPACITOR CELLS. In Conference on Solid State Devices and Materials. Tokyo, Jpn: Japan Soc of Applied Physics. 1985. p. 37-40
Takeda, Eiji ; Takeuchi, Kan ; Hiraiwa, Atsushi ; Toyabe, Toru ; Sunami, Hideo ; Itoh, Kiyoo. / THREE DIMENSIONAL LEAKAGE CURRENT IN CORRUGATED CAPACITOR CELLS. Conference on Solid State Devices and Materials. Tokyo, Jpn : Japan Soc of Applied Physics, 1985. pp. 37-40
@inproceedings{604f86a6190a40629edad407a3a79f20,
title = "THREE DIMENSIONAL LEAKAGE CURRENT IN CORRUGATED CAPACITOR CELLS.",
abstract = "The mechanism of three-dimensional leakage current in a corrugated capacitor cell for megabit DRAMs has been clarified both experimentally and theoretically using a 3-D device simulator (CADDETH). This study shows that this current is almost completely defined by using the minimum value of the potential barrier height between cells. This is the case even if there is a complicated potential form due to three-dimensional effects and/or sophisticated device structures. Furthermore, the three-dimensional effects in the leakage current caused by back bias penetration are discussed in detail. On the basis of these results, significant guidelines are proposed for trench capacitor cells.",
author = "Eiji Takeda and Kan Takeuchi and Atsushi Hiraiwa and Toru Toyabe and Hideo Sunami and Kiyoo Itoh",
year = "1985",
language = "English",
isbn = "4930813107",
pages = "37--40",
booktitle = "Conference on Solid State Devices and Materials",
publisher = "Japan Soc of Applied Physics",

}

TY - GEN

T1 - THREE DIMENSIONAL LEAKAGE CURRENT IN CORRUGATED CAPACITOR CELLS.

AU - Takeda, Eiji

AU - Takeuchi, Kan

AU - Hiraiwa, Atsushi

AU - Toyabe, Toru

AU - Sunami, Hideo

AU - Itoh, Kiyoo

PY - 1985

Y1 - 1985

N2 - The mechanism of three-dimensional leakage current in a corrugated capacitor cell for megabit DRAMs has been clarified both experimentally and theoretically using a 3-D device simulator (CADDETH). This study shows that this current is almost completely defined by using the minimum value of the potential barrier height between cells. This is the case even if there is a complicated potential form due to three-dimensional effects and/or sophisticated device structures. Furthermore, the three-dimensional effects in the leakage current caused by back bias penetration are discussed in detail. On the basis of these results, significant guidelines are proposed for trench capacitor cells.

AB - The mechanism of three-dimensional leakage current in a corrugated capacitor cell for megabit DRAMs has been clarified both experimentally and theoretically using a 3-D device simulator (CADDETH). This study shows that this current is almost completely defined by using the minimum value of the potential barrier height between cells. This is the case even if there is a complicated potential form due to three-dimensional effects and/or sophisticated device structures. Furthermore, the three-dimensional effects in the leakage current caused by back bias penetration are discussed in detail. On the basis of these results, significant guidelines are proposed for trench capacitor cells.

UR - http://www.scopus.com/inward/record.url?scp=0022246693&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0022246693&partnerID=8YFLogxK

M3 - Conference contribution

SN - 4930813107

SP - 37

EP - 40

BT - Conference on Solid State Devices and Materials

PB - Japan Soc of Applied Physics

CY - Tokyo, Jpn

ER -