Through-silicon-via assignment for 3D ICs

Jianchang Ao, Sheqin Dong, Song Chen, Satoshi Goto

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Three-dimensional integrated circuits (3D ICs) can alleviate the interconnect problem coming with the decreasing feature size and increasing integration density, and promise a solution to heterogeneous integration. The inter-layer connection, which is generally implemented by the Through-Silicon-Via (TSV), is a key technology for 3D ICs. In this paper, we propose a unified simulated annealing technology to tackle the TSV assignment problem, including the signal TSV assignment of 3D nets and 3D buses. The experiment results show the effective of the method.

Original languageEnglish
Title of host publicationProceedings of International Conference on ASIC
Pages353-356
Number of pages4
DOIs
Publication statusPublished - 2011
Event2011 IEEE 9th International Conference on ASIC, ASICON 2011 - Xiamen
Duration: 2011 Oct 252011 Oct 28

Other

Other2011 IEEE 9th International Conference on ASIC, ASICON 2011
CityXiamen
Period11/10/2511/10/28

Fingerprint

Silicon
Simulated annealing
Experiments
Three dimensional integrated circuits

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Ao, J., Dong, S., Chen, S., & Goto, S. (2011). Through-silicon-via assignment for 3D ICs. In Proceedings of International Conference on ASIC (pp. 353-356). [6157194] https://doi.org/10.1109/ASICON.2011.6157194

Through-silicon-via assignment for 3D ICs. / Ao, Jianchang; Dong, Sheqin; Chen, Song; Goto, Satoshi.

Proceedings of International Conference on ASIC. 2011. p. 353-356 6157194.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Ao, J, Dong, S, Chen, S & Goto, S 2011, Through-silicon-via assignment for 3D ICs. in Proceedings of International Conference on ASIC., 6157194, pp. 353-356, 2011 IEEE 9th International Conference on ASIC, ASICON 2011, Xiamen, 11/10/25. https://doi.org/10.1109/ASICON.2011.6157194
Ao J, Dong S, Chen S, Goto S. Through-silicon-via assignment for 3D ICs. In Proceedings of International Conference on ASIC. 2011. p. 353-356. 6157194 https://doi.org/10.1109/ASICON.2011.6157194
Ao, Jianchang ; Dong, Sheqin ; Chen, Song ; Goto, Satoshi. / Through-silicon-via assignment for 3D ICs. Proceedings of International Conference on ASIC. 2011. pp. 353-356
@inproceedings{6fdf53e4a56c4a9ba4cf126c3304c1b7,
title = "Through-silicon-via assignment for 3D ICs",
abstract = "Three-dimensional integrated circuits (3D ICs) can alleviate the interconnect problem coming with the decreasing feature size and increasing integration density, and promise a solution to heterogeneous integration. The inter-layer connection, which is generally implemented by the Through-Silicon-Via (TSV), is a key technology for 3D ICs. In this paper, we propose a unified simulated annealing technology to tackle the TSV assignment problem, including the signal TSV assignment of 3D nets and 3D buses. The experiment results show the effective of the method.",
author = "Jianchang Ao and Sheqin Dong and Song Chen and Satoshi Goto",
year = "2011",
doi = "10.1109/ASICON.2011.6157194",
language = "English",
isbn = "9781612841908",
pages = "353--356",
booktitle = "Proceedings of International Conference on ASIC",

}

TY - GEN

T1 - Through-silicon-via assignment for 3D ICs

AU - Ao, Jianchang

AU - Dong, Sheqin

AU - Chen, Song

AU - Goto, Satoshi

PY - 2011

Y1 - 2011

N2 - Three-dimensional integrated circuits (3D ICs) can alleviate the interconnect problem coming with the decreasing feature size and increasing integration density, and promise a solution to heterogeneous integration. The inter-layer connection, which is generally implemented by the Through-Silicon-Via (TSV), is a key technology for 3D ICs. In this paper, we propose a unified simulated annealing technology to tackle the TSV assignment problem, including the signal TSV assignment of 3D nets and 3D buses. The experiment results show the effective of the method.

AB - Three-dimensional integrated circuits (3D ICs) can alleviate the interconnect problem coming with the decreasing feature size and increasing integration density, and promise a solution to heterogeneous integration. The inter-layer connection, which is generally implemented by the Through-Silicon-Via (TSV), is a key technology for 3D ICs. In this paper, we propose a unified simulated annealing technology to tackle the TSV assignment problem, including the signal TSV assignment of 3D nets and 3D buses. The experiment results show the effective of the method.

UR - http://www.scopus.com/inward/record.url?scp=84860872204&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84860872204&partnerID=8YFLogxK

U2 - 10.1109/ASICON.2011.6157194

DO - 10.1109/ASICON.2011.6157194

M3 - Conference contribution

AN - SCOPUS:84860872204

SN - 9781612841908

SP - 353

EP - 356

BT - Proceedings of International Conference on ASIC

ER -