Timing verification of sequential logic circuits based on controlled multi-clock path analysis

Kazuhiro Nakamura, Shinji Kimura, Kazuyoshi Takagi, Katsumasa Watanabe

Research output: Contribution to journalArticle

2 Citations (Scopus)

Fingerprint Dive into the research topics of 'Timing verification of sequential logic circuits based on controlled multi-clock path analysis'. Together they form a unique fingerprint.

Mathematics

Engineering & Materials Science