Topology-Optimization-based conductor pattern design for inductance cancellation structure to reduce common- and differential-mode noise

Katsuya Nomura, Atsuhiro Takahashi, Takashi Kojima, Shintaro Yamasaki, Kentaro Yaji, Hiroki Bo, Kikuo Fujita

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

Topology optimization, a simulation-based optimization technique to mathematically derive an optimal structure, is applied to the conductor design of an inductance cancellation structure to reduce common-and differential-mode noise. The design of an appropriate conductor pattern for an inductance cancellation structure is difficult due to the unintentional magnetic couplings between the multiple loops mounted to cancel the parasitic inductances of X and Y capacitors. In topology optimization, this design problem is formulated as an optimization problem and an optimal structure is obtained by repeated modification of the conductor pattern using mathematical programming. The performance of circuit boards before and after optimization is evaluated using mixed-mode s-parameters. Both simulation and experimental measurement verify that the effect of inductance cancellation is improved by this optimization.

Original languageEnglish
Title of host publication34th Annual IEEE Applied Power Electronics Conference and Exposition, APEC 2019
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages2900-2905
Number of pages6
ISBN (Electronic)9781538683309
DOIs
Publication statusPublished - 2019 May 24
Externally publishedYes
Event34th Annual IEEE Applied Power Electronics Conference and Exposition, APEC 2019 - Anaheim, United States
Duration: 2019 Mar 172019 Mar 21

Publication series

NameConference Proceedings - IEEE Applied Power Electronics Conference and Exposition - APEC
Volume2019-March

Conference

Conference34th Annual IEEE Applied Power Electronics Conference and Exposition, APEC 2019
Country/TerritoryUnited States
CityAnaheim
Period19/3/1719/3/21

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of 'Topology-Optimization-based conductor pattern design for inductance cancellation structure to reduce common- and differential-mode noise'. Together they form a unique fingerprint.

Cite this