Twisted bit line technique for multi-Mb DRAMS.

Tsutomu Yoshihara, Hideto Hidaka, Yoshio Matsuda, Kazuyasu Fujishima

Research output: Chapter in Book/Report/Conference proceedingConference contribution

24 Citations (Scopus)

Abstract

The authors propose and demonstrate bitline architecture to eliminate the noise and also overcome the scaling problem of future dynamic random-access memories (DRAMs). Twisted bit line (TBL) techniques which cancel the interbitline coupling noise and improve the signal are described. The interpair coupling noise in the TBL configurations is equally coupled to adjacent paired bitlines and cancelled in the differential sensing operation. In the modified TBL case, the intrapair coupling noise is also eliminated and the signal is improved twice as much as in the TBL case. Thus, in the modified TBL, the bitline-bitline coupling capacitance does not cause coupling noise, but only increases the total bitline capacitance. To demonstrate the effects of the TBL methods, a TBL structure is implemented on a 1-Mb DRAM without layout constraints.

Original languageEnglish
Title of host publicationDigest of Technical Papers - IEEE International Solid-State Circuits Conference
PublisherPubl by IEEE
Pages238-239
Number of pages2
Volume31
Publication statusPublished - 1988
Externally publishedYes

Fingerprint

Capacitance
Data storage equipment

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Yoshihara, T., Hidaka, H., Matsuda, Y., & Fujishima, K. (1988). Twisted bit line technique for multi-Mb DRAMS. In Digest of Technical Papers - IEEE International Solid-State Circuits Conference (Vol. 31, pp. 238-239). Publ by IEEE.

Twisted bit line technique for multi-Mb DRAMS. / Yoshihara, Tsutomu; Hidaka, Hideto; Matsuda, Yoshio; Fujishima, Kazuyasu.

Digest of Technical Papers - IEEE International Solid-State Circuits Conference. Vol. 31 Publ by IEEE, 1988. p. 238-239.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Yoshihara, T, Hidaka, H, Matsuda, Y & Fujishima, K 1988, Twisted bit line technique for multi-Mb DRAMS. in Digest of Technical Papers - IEEE International Solid-State Circuits Conference. vol. 31, Publ by IEEE, pp. 238-239.
Yoshihara T, Hidaka H, Matsuda Y, Fujishima K. Twisted bit line technique for multi-Mb DRAMS. In Digest of Technical Papers - IEEE International Solid-State Circuits Conference. Vol. 31. Publ by IEEE. 1988. p. 238-239
Yoshihara, Tsutomu ; Hidaka, Hideto ; Matsuda, Yoshio ; Fujishima, Kazuyasu. / Twisted bit line technique for multi-Mb DRAMS. Digest of Technical Papers - IEEE International Solid-State Circuits Conference. Vol. 31 Publ by IEEE, 1988. pp. 238-239
@inproceedings{2f4be6a2a0af4256bf5c5195ca35b5c6,
title = "Twisted bit line technique for multi-Mb DRAMS.",
abstract = "The authors propose and demonstrate bitline architecture to eliminate the noise and also overcome the scaling problem of future dynamic random-access memories (DRAMs). Twisted bit line (TBL) techniques which cancel the interbitline coupling noise and improve the signal are described. The interpair coupling noise in the TBL configurations is equally coupled to adjacent paired bitlines and cancelled in the differential sensing operation. In the modified TBL case, the intrapair coupling noise is also eliminated and the signal is improved twice as much as in the TBL case. Thus, in the modified TBL, the bitline-bitline coupling capacitance does not cause coupling noise, but only increases the total bitline capacitance. To demonstrate the effects of the TBL methods, a TBL structure is implemented on a 1-Mb DRAM without layout constraints.",
author = "Tsutomu Yoshihara and Hideto Hidaka and Yoshio Matsuda and Kazuyasu Fujishima",
year = "1988",
language = "English",
volume = "31",
pages = "238--239",
booktitle = "Digest of Technical Papers - IEEE International Solid-State Circuits Conference",
publisher = "Publ by IEEE",

}

TY - GEN

T1 - Twisted bit line technique for multi-Mb DRAMS.

AU - Yoshihara, Tsutomu

AU - Hidaka, Hideto

AU - Matsuda, Yoshio

AU - Fujishima, Kazuyasu

PY - 1988

Y1 - 1988

N2 - The authors propose and demonstrate bitline architecture to eliminate the noise and also overcome the scaling problem of future dynamic random-access memories (DRAMs). Twisted bit line (TBL) techniques which cancel the interbitline coupling noise and improve the signal are described. The interpair coupling noise in the TBL configurations is equally coupled to adjacent paired bitlines and cancelled in the differential sensing operation. In the modified TBL case, the intrapair coupling noise is also eliminated and the signal is improved twice as much as in the TBL case. Thus, in the modified TBL, the bitline-bitline coupling capacitance does not cause coupling noise, but only increases the total bitline capacitance. To demonstrate the effects of the TBL methods, a TBL structure is implemented on a 1-Mb DRAM without layout constraints.

AB - The authors propose and demonstrate bitline architecture to eliminate the noise and also overcome the scaling problem of future dynamic random-access memories (DRAMs). Twisted bit line (TBL) techniques which cancel the interbitline coupling noise and improve the signal are described. The interpair coupling noise in the TBL configurations is equally coupled to adjacent paired bitlines and cancelled in the differential sensing operation. In the modified TBL case, the intrapair coupling noise is also eliminated and the signal is improved twice as much as in the TBL case. Thus, in the modified TBL, the bitline-bitline coupling capacitance does not cause coupling noise, but only increases the total bitline capacitance. To demonstrate the effects of the TBL methods, a TBL structure is implemented on a 1-Mb DRAM without layout constraints.

UR - http://www.scopus.com/inward/record.url?scp=0024134001&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0024134001&partnerID=8YFLogxK

M3 - Conference contribution

VL - 31

SP - 238

EP - 239

BT - Digest of Technical Papers - IEEE International Solid-State Circuits Conference

PB - Publ by IEEE

ER -