Ultra-high-throughput VLSI architecture of H.265/HEVC CABAC encoder for UHDTV applications

Dajiang Zhou, Jinjia Zhou, Wei Fei, Satoshi Goto

Research output: Contribution to journalArticle

24 Citations (Scopus)

Abstract

Ultra high definition television (UHDTV) imposes extremely high throughput requirement on video encoders based on High Efficiency Video Coding (H.265/HEVC) and Advanced Video Coding (H.264/AVC) standards. Context-adaptive binary arithmetic coding (CABAC) is the entropy coding component of these standards. In very-large-scale integration implementation, CABAC has known difficulties in being effectively pipelined and parallelized, due to the critical bin-to-bin data dependencies in its algorithm. This paper addresses the throughput requirement of CABAC encoding for UHDTV applications. The proposed optimizations including prenormalization, hybrid path coverage and lookahead rLPS to reduce the critical path delay of binary arithmetic encoding (BAE) by exploiting the incompleteness of data dependencies in rLPS updating. Meanwhile, the number of bins BAE delivers per clock cycle is increased by the proposed bypass bin splitting technique. The context modeling and binarization components are also optimized. As a result, our CABAC encoder delivers an average of 4.37 bins per clock cycle. Its maximum clock frequency reaches 420 MHz when synthesized in 90 nm. The corresponding overall throughput is 1836 Mbin/s that is 62.5% higher than the state-of-the-art architecture.

Original languageEnglish
Article number6851145
Pages (from-to)497-507
Number of pages11
JournalIEEE Transactions on Circuits and Systems for Video Technology
Volume25
Issue number3
DOIs
Publication statusPublished - 2015 Mar 1

Fingerprint

Television applications
High definition television
Bins
Throughput
Clocks
Image coding
VLSI circuits
Entropy

Keywords

  • Advanced Video Coding (AVC)
  • contextadaptive binary arithmetic coding (CABAC)
  • entropy coding
  • H.264
  • H.265
  • High Efficiency Video Coding (HEVC)
  • Super Hi-Vision
  • ultra high definition
  • ultra high definition television (UHDTV)
  • very-large-scale integration (VLSI)
  • video encoder

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Media Technology

Cite this

Ultra-high-throughput VLSI architecture of H.265/HEVC CABAC encoder for UHDTV applications. / Zhou, Dajiang; Zhou, Jinjia; Fei, Wei; Goto, Satoshi.

In: IEEE Transactions on Circuits and Systems for Video Technology, Vol. 25, No. 3, 6851145, 01.03.2015, p. 497-507.

Research output: Contribution to journalArticle

Zhou, Dajiang ; Zhou, Jinjia ; Fei, Wei ; Goto, Satoshi. / Ultra-high-throughput VLSI architecture of H.265/HEVC CABAC encoder for UHDTV applications. In: IEEE Transactions on Circuits and Systems for Video Technology. 2015 ; Vol. 25, No. 3. pp. 497-507.
@article{1bc1e543cc404127a745807b377b2de3,
title = "Ultra-high-throughput VLSI architecture of H.265/HEVC CABAC encoder for UHDTV applications",
abstract = "Ultra high definition television (UHDTV) imposes extremely high throughput requirement on video encoders based on High Efficiency Video Coding (H.265/HEVC) and Advanced Video Coding (H.264/AVC) standards. Context-adaptive binary arithmetic coding (CABAC) is the entropy coding component of these standards. In very-large-scale integration implementation, CABAC has known difficulties in being effectively pipelined and parallelized, due to the critical bin-to-bin data dependencies in its algorithm. This paper addresses the throughput requirement of CABAC encoding for UHDTV applications. The proposed optimizations including prenormalization, hybrid path coverage and lookahead rLPS to reduce the critical path delay of binary arithmetic encoding (BAE) by exploiting the incompleteness of data dependencies in rLPS updating. Meanwhile, the number of bins BAE delivers per clock cycle is increased by the proposed bypass bin splitting technique. The context modeling and binarization components are also optimized. As a result, our CABAC encoder delivers an average of 4.37 bins per clock cycle. Its maximum clock frequency reaches 420 MHz when synthesized in 90 nm. The corresponding overall throughput is 1836 Mbin/s that is 62.5{\%} higher than the state-of-the-art architecture.",
keywords = "Advanced Video Coding (AVC), contextadaptive binary arithmetic coding (CABAC), entropy coding, H.264, H.265, High Efficiency Video Coding (HEVC), Super Hi-Vision, ultra high definition, ultra high definition television (UHDTV), very-large-scale integration (VLSI), video encoder",
author = "Dajiang Zhou and Jinjia Zhou and Wei Fei and Satoshi Goto",
year = "2015",
month = "3",
day = "1",
doi = "10.1109/TCSVT.2014.2337572",
language = "English",
volume = "25",
pages = "497--507",
journal = "IEEE Transactions on Circuits and Systems for Video Technology",
issn = "1051-8215",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "3",

}

TY - JOUR

T1 - Ultra-high-throughput VLSI architecture of H.265/HEVC CABAC encoder for UHDTV applications

AU - Zhou, Dajiang

AU - Zhou, Jinjia

AU - Fei, Wei

AU - Goto, Satoshi

PY - 2015/3/1

Y1 - 2015/3/1

N2 - Ultra high definition television (UHDTV) imposes extremely high throughput requirement on video encoders based on High Efficiency Video Coding (H.265/HEVC) and Advanced Video Coding (H.264/AVC) standards. Context-adaptive binary arithmetic coding (CABAC) is the entropy coding component of these standards. In very-large-scale integration implementation, CABAC has known difficulties in being effectively pipelined and parallelized, due to the critical bin-to-bin data dependencies in its algorithm. This paper addresses the throughput requirement of CABAC encoding for UHDTV applications. The proposed optimizations including prenormalization, hybrid path coverage and lookahead rLPS to reduce the critical path delay of binary arithmetic encoding (BAE) by exploiting the incompleteness of data dependencies in rLPS updating. Meanwhile, the number of bins BAE delivers per clock cycle is increased by the proposed bypass bin splitting technique. The context modeling and binarization components are also optimized. As a result, our CABAC encoder delivers an average of 4.37 bins per clock cycle. Its maximum clock frequency reaches 420 MHz when synthesized in 90 nm. The corresponding overall throughput is 1836 Mbin/s that is 62.5% higher than the state-of-the-art architecture.

AB - Ultra high definition television (UHDTV) imposes extremely high throughput requirement on video encoders based on High Efficiency Video Coding (H.265/HEVC) and Advanced Video Coding (H.264/AVC) standards. Context-adaptive binary arithmetic coding (CABAC) is the entropy coding component of these standards. In very-large-scale integration implementation, CABAC has known difficulties in being effectively pipelined and parallelized, due to the critical bin-to-bin data dependencies in its algorithm. This paper addresses the throughput requirement of CABAC encoding for UHDTV applications. The proposed optimizations including prenormalization, hybrid path coverage and lookahead rLPS to reduce the critical path delay of binary arithmetic encoding (BAE) by exploiting the incompleteness of data dependencies in rLPS updating. Meanwhile, the number of bins BAE delivers per clock cycle is increased by the proposed bypass bin splitting technique. The context modeling and binarization components are also optimized. As a result, our CABAC encoder delivers an average of 4.37 bins per clock cycle. Its maximum clock frequency reaches 420 MHz when synthesized in 90 nm. The corresponding overall throughput is 1836 Mbin/s that is 62.5% higher than the state-of-the-art architecture.

KW - Advanced Video Coding (AVC)

KW - contextadaptive binary arithmetic coding (CABAC)

KW - entropy coding

KW - H.264

KW - H.265

KW - High Efficiency Video Coding (HEVC)

KW - Super Hi-Vision

KW - ultra high definition

KW - ultra high definition television (UHDTV)

KW - very-large-scale integration (VLSI)

KW - video encoder

UR - http://www.scopus.com/inward/record.url?scp=84924353369&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84924353369&partnerID=8YFLogxK

U2 - 10.1109/TCSVT.2014.2337572

DO - 10.1109/TCSVT.2014.2337572

M3 - Article

VL - 25

SP - 497

EP - 507

JO - IEEE Transactions on Circuits and Systems for Video Technology

JF - IEEE Transactions on Circuits and Systems for Video Technology

SN - 1051-8215

IS - 3

M1 - 6851145

ER -