Variation-aware subthreshold logic circuit design

Hiroshi Fuketa; Ryo Takahashi; Makoto Takamiya; Masahiro Nomura; Hirofumi Shinohara; Takayasu Sakurai

doi:10.1109/ASICON.2013.6811842

Variation-aware subthreshold logic circuit design

Hiroshi Fuketa, Ryo Takahashi, Makoto Takamiya, Masahiro Nomura, Hirofumi Shinohara, Takayasu Sakurai

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

1 Citation (Scopus)

Abstract

Subthreshold logic circuits are one of promising solutions to achieve ultra-low power operation. However, subthreshold circuits are significantly sensitive to manufacturing and environmental variability. In this paper, we will discuss design challenges in subthreshold logic circuits, such as rise in a minimum operating voltage, signal integrity degradation, and large delay variations.

Original language	English
Title of host publication	2013 IEEE 10th International Conference on ASIC, ASICON 2013
Publisher	IEEE Computer Society
ISBN (Print)	9781467364157
DOIs	https://doi.org/10.1109/ASICON.2013.6811842
Publication status	Published - 2013
Externally published	Yes
Event	2013 IEEE 10th International Conference on ASIC, ASICON 2013 - Shenzhen, China Duration: 2013 Oct 28 → 2013 Oct 31

Publication series

Name	Proceedings of International Conference on ASIC
ISSN (Print)	2162-7541
ISSN (Electronic)	2162-755X

Other

Other	2013 IEEE 10th International Conference on ASIC, ASICON 2013
Country/Territory	China
City	Shenzhen
Period	13/10/28 → 13/10/31

ASJC Scopus subject areas

Hardware and Architecture
Electrical and Electronic Engineering

Access to Document

10.1109/ASICON.2013.6811842

Cite this

Fuketa, H, Takahashi, R, Takamiya, M, Nomura, M, Shinohara, H & Sakurai, T 2013, Variation-aware subthreshold logic circuit design. in 2013 IEEE 10th International Conference on ASIC, ASICON 2013., 6811842, Proceedings of International Conference on ASIC, IEEE Computer Society, 2013 IEEE 10th International Conference on ASIC, ASICON 2013, Shenzhen, China, 13/10/28. https://doi.org/10.1109/ASICON.2013.6811842

@inproceedings{7c32aef6740e4634881260882ed8bd22,

title = "Variation-aware subthreshold logic circuit design",

abstract = "Subthreshold logic circuits are one of promising solutions to achieve ultra-low power operation. However, subthreshold circuits are significantly sensitive to manufacturing and environmental variability. In this paper, we will discuss design challenges in subthreshold logic circuits, such as rise in a minimum operating voltage, signal integrity degradation, and large delay variations.",

author = "Hiroshi Fuketa and Ryo Takahashi and Makoto Takamiya and Masahiro Nomura and Hirofumi Shinohara and Takayasu Sakurai",

year = "2013",

doi = "10.1109/ASICON.2013.6811842",

language = "English",

isbn = "9781467364157",

series = "Proceedings of International Conference on ASIC",

publisher = "IEEE Computer Society",

booktitle = "2013 IEEE 10th International Conference on ASIC, ASICON 2013",

note = "2013 IEEE 10th International Conference on ASIC, ASICON 2013 ; Conference date: 28-10-2013 Through 31-10-2013",

}

TY - GEN

T1 - Variation-aware subthreshold logic circuit design

AU - Fuketa, Hiroshi

AU - Takahashi, Ryo

AU - Takamiya, Makoto

AU - Nomura, Masahiro

AU - Shinohara, Hirofumi

AU - Sakurai, Takayasu

PY - 2013

Y1 - 2013

N2 - Subthreshold logic circuits are one of promising solutions to achieve ultra-low power operation. However, subthreshold circuits are significantly sensitive to manufacturing and environmental variability. In this paper, we will discuss design challenges in subthreshold logic circuits, such as rise in a minimum operating voltage, signal integrity degradation, and large delay variations.

AB - Subthreshold logic circuits are one of promising solutions to achieve ultra-low power operation. However, subthreshold circuits are significantly sensitive to manufacturing and environmental variability. In this paper, we will discuss design challenges in subthreshold logic circuits, such as rise in a minimum operating voltage, signal integrity degradation, and large delay variations.

UR - http://www.scopus.com/inward/record.url?scp=84901325265&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84901325265&partnerID=8YFLogxK

U2 - 10.1109/ASICON.2013.6811842

DO - 10.1109/ASICON.2013.6811842

M3 - Conference contribution

AN - SCOPUS:84901325265

SN - 9781467364157

T3 - Proceedings of International Conference on ASIC

BT - 2013 IEEE 10th International Conference on ASIC, ASICON 2013

PB - IEEE Computer Society

T2 - 2013 IEEE 10th International Conference on ASIC, ASICON 2013

Y2 - 28 October 2013 through 31 October 2013

ER -

Variation-aware subthreshold logic circuit design

Abstract

Publication series

Other

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this