VIDEO SIGNAL PROCESSING LSI AND ITS APPLICATION TO TV CODEC.

Shin ichi Maki, Kiichi Matsuda, Toshitaka Tsuda, Hirokazu Fukui, Hiroshisa Gambe

    Research output: Contribution to journalArticle

    Abstract

    The authors describe an LSI that was developed for wide application in digital video signal processing. The LSI consists of two independent 12-bit full adder/subtracters and a variable delay unit. The minimum arithmetic operation cycle time is 67 ns and the power dissipation is 250 mW. The LSI is packaged in a 135-pin RIT package. It has a rather simple structure, but has very powerful applications in real-time video signal processing. The application of this LSI to a TV conferencing codec is presented.

    Original languageEnglish
    Pages (from-to)809-812
    Number of pages4
    JournalUnknown Journal
    Publication statusPublished - 1986

    ASJC Scopus subject areas

    • Signal Processing
    • Electrical and Electronic Engineering
    • Acoustics and Ultrasonics

    Fingerprint Dive into the research topics of 'VIDEO SIGNAL PROCESSING LSI AND ITS APPLICATION TO TV CODEC.'. Together they form a unique fingerprint.

  • Cite this

    Maki, S. I., Matsuda, K., Tsuda, T., Fukui, H., & Gambe, H. (1986). VIDEO SIGNAL PROCESSING LSI AND ITS APPLICATION TO TV CODEC. Unknown Journal, 809-812.