VLSI architecture for a flexible motion estimation with parameters

J. Choi, Nozomu Togawa, Masao Yanagisawa, T. Ohtsuki

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    4 Citations (Scopus)

    Abstract

    If motion estimation can choose the most suitable algorithm according to the changing characteristics of input image signals, we can obtain benefits, which improve quality and performance, reduce power consumption and optimize the system. In this paper we propose a reconfigurable approach to the motion estimation algorithm and architecture. The proposed algorithm determines motion type and then selects an adapted algorithm in order to improve the quality and performance of images. We implemented the flexible and reconfigurable architecture by hardware with an address generator unit, delay unit, and parameters. Our architecture supports more than one block-matching algorithm and parameters providing an optimized system. We are implementing our architecture by using hardware description language (VHDL) and synthesis design tools. We analyze the performance of architecture and present adaption to the algorithm for a low cost real time application.

    Original languageEnglish
    Title of host publicationProceedings - 7th Asia and South Pacific Design Automation Conference, 15th International Conference on VLSI Design, ASP-DAC/VLSI Design 2002
    PublisherInstitute of Electrical and Electronics Engineers Inc.
    Pages452-457
    Number of pages6
    ISBN (Print)0769514413, 9780769514413
    DOIs
    Publication statusPublished - 2002
    Event7th Asia and South Pacific Design Automation Conference, 15th International Conference on VLSI Design, ASP-DAC/VLSI Design 2002 - Bangalore, India
    Duration: 2002 Jan 72002 Jan 11

    Other

    Other7th Asia and South Pacific Design Automation Conference, 15th International Conference on VLSI Design, ASP-DAC/VLSI Design 2002
    CountryIndia
    CityBangalore
    Period02/1/702/1/11

    Fingerprint

    Motion estimation
    Computer hardware description languages
    Reconfigurable architectures
    Computer hardware
    Electric power utilization
    Costs

    ASJC Scopus subject areas

    • Computer Graphics and Computer-Aided Design
    • Hardware and Architecture
    • Electrical and Electronic Engineering

    Cite this

    Choi, J., Togawa, N., Yanagisawa, M., & Ohtsuki, T. (2002). VLSI architecture for a flexible motion estimation with parameters. In Proceedings - 7th Asia and South Pacific Design Automation Conference, 15th International Conference on VLSI Design, ASP-DAC/VLSI Design 2002 (pp. 452-457). [994962] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ASPDAC.2002.994962

    VLSI architecture for a flexible motion estimation with parameters. / Choi, J.; Togawa, Nozomu; Yanagisawa, Masao; Ohtsuki, T.

    Proceedings - 7th Asia and South Pacific Design Automation Conference, 15th International Conference on VLSI Design, ASP-DAC/VLSI Design 2002. Institute of Electrical and Electronics Engineers Inc., 2002. p. 452-457 994962.

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Choi, J, Togawa, N, Yanagisawa, M & Ohtsuki, T 2002, VLSI architecture for a flexible motion estimation with parameters. in Proceedings - 7th Asia and South Pacific Design Automation Conference, 15th International Conference on VLSI Design, ASP-DAC/VLSI Design 2002., 994962, Institute of Electrical and Electronics Engineers Inc., pp. 452-457, 7th Asia and South Pacific Design Automation Conference, 15th International Conference on VLSI Design, ASP-DAC/VLSI Design 2002, Bangalore, India, 02/1/7. https://doi.org/10.1109/ASPDAC.2002.994962
    Choi J, Togawa N, Yanagisawa M, Ohtsuki T. VLSI architecture for a flexible motion estimation with parameters. In Proceedings - 7th Asia and South Pacific Design Automation Conference, 15th International Conference on VLSI Design, ASP-DAC/VLSI Design 2002. Institute of Electrical and Electronics Engineers Inc. 2002. p. 452-457. 994962 https://doi.org/10.1109/ASPDAC.2002.994962
    Choi, J. ; Togawa, Nozomu ; Yanagisawa, Masao ; Ohtsuki, T. / VLSI architecture for a flexible motion estimation with parameters. Proceedings - 7th Asia and South Pacific Design Automation Conference, 15th International Conference on VLSI Design, ASP-DAC/VLSI Design 2002. Institute of Electrical and Electronics Engineers Inc., 2002. pp. 452-457
    @inproceedings{64f9008eab8d45498ab27c8d06dd13e0,
    title = "VLSI architecture for a flexible motion estimation with parameters",
    abstract = "If motion estimation can choose the most suitable algorithm according to the changing characteristics of input image signals, we can obtain benefits, which improve quality and performance, reduce power consumption and optimize the system. In this paper we propose a reconfigurable approach to the motion estimation algorithm and architecture. The proposed algorithm determines motion type and then selects an adapted algorithm in order to improve the quality and performance of images. We implemented the flexible and reconfigurable architecture by hardware with an address generator unit, delay unit, and parameters. Our architecture supports more than one block-matching algorithm and parameters providing an optimized system. We are implementing our architecture by using hardware description language (VHDL) and synthesis design tools. We analyze the performance of architecture and present adaption to the algorithm for a low cost real time application.",
    author = "J. Choi and Nozomu Togawa and Masao Yanagisawa and T. Ohtsuki",
    year = "2002",
    doi = "10.1109/ASPDAC.2002.994962",
    language = "English",
    isbn = "0769514413",
    pages = "452--457",
    booktitle = "Proceedings - 7th Asia and South Pacific Design Automation Conference, 15th International Conference on VLSI Design, ASP-DAC/VLSI Design 2002",
    publisher = "Institute of Electrical and Electronics Engineers Inc.",

    }

    TY - GEN

    T1 - VLSI architecture for a flexible motion estimation with parameters

    AU - Choi, J.

    AU - Togawa, Nozomu

    AU - Yanagisawa, Masao

    AU - Ohtsuki, T.

    PY - 2002

    Y1 - 2002

    N2 - If motion estimation can choose the most suitable algorithm according to the changing characteristics of input image signals, we can obtain benefits, which improve quality and performance, reduce power consumption and optimize the system. In this paper we propose a reconfigurable approach to the motion estimation algorithm and architecture. The proposed algorithm determines motion type and then selects an adapted algorithm in order to improve the quality and performance of images. We implemented the flexible and reconfigurable architecture by hardware with an address generator unit, delay unit, and parameters. Our architecture supports more than one block-matching algorithm and parameters providing an optimized system. We are implementing our architecture by using hardware description language (VHDL) and synthesis design tools. We analyze the performance of architecture and present adaption to the algorithm for a low cost real time application.

    AB - If motion estimation can choose the most suitable algorithm according to the changing characteristics of input image signals, we can obtain benefits, which improve quality and performance, reduce power consumption and optimize the system. In this paper we propose a reconfigurable approach to the motion estimation algorithm and architecture. The proposed algorithm determines motion type and then selects an adapted algorithm in order to improve the quality and performance of images. We implemented the flexible and reconfigurable architecture by hardware with an address generator unit, delay unit, and parameters. Our architecture supports more than one block-matching algorithm and parameters providing an optimized system. We are implementing our architecture by using hardware description language (VHDL) and synthesis design tools. We analyze the performance of architecture and present adaption to the algorithm for a low cost real time application.

    UR - http://www.scopus.com/inward/record.url?scp=84962310650&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=84962310650&partnerID=8YFLogxK

    U2 - 10.1109/ASPDAC.2002.994962

    DO - 10.1109/ASPDAC.2002.994962

    M3 - Conference contribution

    AN - SCOPUS:84962310650

    SN - 0769514413

    SN - 9780769514413

    SP - 452

    EP - 457

    BT - Proceedings - 7th Asia and South Pacific Design Automation Conference, 15th International Conference on VLSI Design, ASP-DAC/VLSI Design 2002

    PB - Institute of Electrical and Electronics Engineers Inc.

    ER -