Voltage and level-shifter assignment driven floorplanning

Bei Yu, Sheqin Dong, Song Chen, Satoshi Goto

Research output: Contribution to journalArticle

5 Citations (Scopus)

Abstract

Low Power Design has become a significant requirement when the CMOS technology entered the nanometer era. Multiple-Supply Voltage (MSV) is a popular and effective method for both dynamic and static power reduction while maintaining performance. Level shifters may cause area and Interconnect Length Overhead (ILO), and should be considered at both floorplanning and post-floorplanning stages. In this paper, we propose a two phases algorithm framework, called VLSAF, to solve voltage and level shifter assignment problem. At floorplanning phase, we use a convex cost network flow algorithm to assign voltage and a minimum cost flow algorithm to handle level-shifter assignment. At post-floorplanning phase, a heuristic method is adopted to redistribute white spaces and calculate the positions and shapes of level shifters. The experimental results show VLSAF is effective.

Original languageEnglish
Pages (from-to)2990-2997
Number of pages8
JournalIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
VolumeE92-A
Issue number12
DOIs
Publication statusPublished - 2009 Dec

Fingerprint

Floorplanning
Assignment
Voltage
Electric potential
Heuristic methods
Low-power Design
Minimum Cost Flow
Costs
Network Flow
Heuristic Method
Interconnect
Assignment Problem
Assign
Calculate
Requirements
Experimental Results

Keywords

  • Convex network flow
  • Level shifter assignment
  • Voltage assignment
  • Voltage-island
  • White space redistribution

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Computer Graphics and Computer-Aided Design
  • Applied Mathematics
  • Signal Processing

Cite this

Voltage and level-shifter assignment driven floorplanning. / Yu, Bei; Dong, Sheqin; Chen, Song; Goto, Satoshi.

In: IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, Vol. E92-A, No. 12, 12.2009, p. 2990-2997.

Research output: Contribution to journalArticle

Yu, Bei ; Dong, Sheqin ; Chen, Song ; Goto, Satoshi. / Voltage and level-shifter assignment driven floorplanning. In: IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences. 2009 ; Vol. E92-A, No. 12. pp. 2990-2997.
@article{4adf3da9d1574776841c44869e361779,
title = "Voltage and level-shifter assignment driven floorplanning",
abstract = "Low Power Design has become a significant requirement when the CMOS technology entered the nanometer era. Multiple-Supply Voltage (MSV) is a popular and effective method for both dynamic and static power reduction while maintaining performance. Level shifters may cause area and Interconnect Length Overhead (ILO), and should be considered at both floorplanning and post-floorplanning stages. In this paper, we propose a two phases algorithm framework, called VLSAF, to solve voltage and level shifter assignment problem. At floorplanning phase, we use a convex cost network flow algorithm to assign voltage and a minimum cost flow algorithm to handle level-shifter assignment. At post-floorplanning phase, a heuristic method is adopted to redistribute white spaces and calculate the positions and shapes of level shifters. The experimental results show VLSAF is effective.",
keywords = "Convex network flow, Level shifter assignment, Voltage assignment, Voltage-island, White space redistribution",
author = "Bei Yu and Sheqin Dong and Song Chen and Satoshi Goto",
year = "2009",
month = "12",
doi = "10.1587/transfun.E92.A.2990",
language = "English",
volume = "E92-A",
pages = "2990--2997",
journal = "IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences",
issn = "0916-8508",
publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
number = "12",

}

TY - JOUR

T1 - Voltage and level-shifter assignment driven floorplanning

AU - Yu, Bei

AU - Dong, Sheqin

AU - Chen, Song

AU - Goto, Satoshi

PY - 2009/12

Y1 - 2009/12

N2 - Low Power Design has become a significant requirement when the CMOS technology entered the nanometer era. Multiple-Supply Voltage (MSV) is a popular and effective method for both dynamic and static power reduction while maintaining performance. Level shifters may cause area and Interconnect Length Overhead (ILO), and should be considered at both floorplanning and post-floorplanning stages. In this paper, we propose a two phases algorithm framework, called VLSAF, to solve voltage and level shifter assignment problem. At floorplanning phase, we use a convex cost network flow algorithm to assign voltage and a minimum cost flow algorithm to handle level-shifter assignment. At post-floorplanning phase, a heuristic method is adopted to redistribute white spaces and calculate the positions and shapes of level shifters. The experimental results show VLSAF is effective.

AB - Low Power Design has become a significant requirement when the CMOS technology entered the nanometer era. Multiple-Supply Voltage (MSV) is a popular and effective method for both dynamic and static power reduction while maintaining performance. Level shifters may cause area and Interconnect Length Overhead (ILO), and should be considered at both floorplanning and post-floorplanning stages. In this paper, we propose a two phases algorithm framework, called VLSAF, to solve voltage and level shifter assignment problem. At floorplanning phase, we use a convex cost network flow algorithm to assign voltage and a minimum cost flow algorithm to handle level-shifter assignment. At post-floorplanning phase, a heuristic method is adopted to redistribute white spaces and calculate the positions and shapes of level shifters. The experimental results show VLSAF is effective.

KW - Convex network flow

KW - Level shifter assignment

KW - Voltage assignment

KW - Voltage-island

KW - White space redistribution

UR - http://www.scopus.com/inward/record.url?scp=84865572144&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84865572144&partnerID=8YFLogxK

U2 - 10.1587/transfun.E92.A.2990

DO - 10.1587/transfun.E92.A.2990

M3 - Article

VL - E92-A

SP - 2990

EP - 2997

JO - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

JF - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

SN - 0916-8508

IS - 12

ER -