Voltage-island driven floorplanning considering level-shifter positions

Bei Yu, Sheqin Dong, Satoshi Goto, Song Chen

Research output: Chapter in Book/Report/Conference proceedingConference contribution

11 Citations (Scopus)

Abstract

Power optimization has become a significant issue when the CMOS technology entered the nanometer era. Multiple-Supply Voltage (MSV) is a popular and effective method for power reduction. Level shifters may cause area and Interconnect Length Overhead(ILO), and should be considered during floorplanning and post-floorplanning stages. In this paper, we propose a two phases framework VLSAF to solve voltage and level shifter assignment problem. At floorplanning phase, we use: a convex cost network flow algorithm to assign voltage; a minimum cost flow algorithm to assign level shifter. At post-floorplanning phase, a heuristic method is adopted to redistribute white spaces and calculate the positions and shapes of level shifters. Experimental results show VLSAF is effective.

Original languageEnglish
Title of host publicationProceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI
Pages51-56
Number of pages6
DOIs
Publication statusPublished - 2009
Event19th ACM Great Lakes Symposium on VLSI, GLSVLSI '09 - Boston, MA
Duration: 2009 May 102009 May 12

Other

Other19th ACM Great Lakes Symposium on VLSI, GLSVLSI '09
CityBoston, MA
Period09/5/1009/5/12

Fingerprint

Electric potential
Heuristic methods
Costs

Keywords

  • Convex Network Flow
  • Level Shifter Assignment
  • Voltage Assignment
  • Voltage-Island
  • White Space Redistribution

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Yu, B., Dong, S., Goto, S., & Chen, S. (2009). Voltage-island driven floorplanning considering level-shifter positions. In Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI (pp. 51-56) https://doi.org/10.1145/1531542.1531558

Voltage-island driven floorplanning considering level-shifter positions. / Yu, Bei; Dong, Sheqin; Goto, Satoshi; Chen, Song.

Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI. 2009. p. 51-56.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Yu, B, Dong, S, Goto, S & Chen, S 2009, Voltage-island driven floorplanning considering level-shifter positions. in Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI. pp. 51-56, 19th ACM Great Lakes Symposium on VLSI, GLSVLSI '09, Boston, MA, 09/5/10. https://doi.org/10.1145/1531542.1531558
Yu B, Dong S, Goto S, Chen S. Voltage-island driven floorplanning considering level-shifter positions. In Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI. 2009. p. 51-56 https://doi.org/10.1145/1531542.1531558
Yu, Bei ; Dong, Sheqin ; Goto, Satoshi ; Chen, Song. / Voltage-island driven floorplanning considering level-shifter positions. Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI. 2009. pp. 51-56
@inproceedings{d832e4bcc4fa45d7bbaecb384527db40,
title = "Voltage-island driven floorplanning considering level-shifter positions",
abstract = "Power optimization has become a significant issue when the CMOS technology entered the nanometer era. Multiple-Supply Voltage (MSV) is a popular and effective method for power reduction. Level shifters may cause area and Interconnect Length Overhead(ILO), and should be considered during floorplanning and post-floorplanning stages. In this paper, we propose a two phases framework VLSAF to solve voltage and level shifter assignment problem. At floorplanning phase, we use: a convex cost network flow algorithm to assign voltage; a minimum cost flow algorithm to assign level shifter. At post-floorplanning phase, a heuristic method is adopted to redistribute white spaces and calculate the positions and shapes of level shifters. Experimental results show VLSAF is effective.",
keywords = "Convex Network Flow, Level Shifter Assignment, Voltage Assignment, Voltage-Island, White Space Redistribution",
author = "Bei Yu and Sheqin Dong and Satoshi Goto and Song Chen",
year = "2009",
doi = "10.1145/1531542.1531558",
language = "English",
isbn = "9781605585222",
pages = "51--56",
booktitle = "Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",

}

TY - GEN

T1 - Voltage-island driven floorplanning considering level-shifter positions

AU - Yu, Bei

AU - Dong, Sheqin

AU - Goto, Satoshi

AU - Chen, Song

PY - 2009

Y1 - 2009

N2 - Power optimization has become a significant issue when the CMOS technology entered the nanometer era. Multiple-Supply Voltage (MSV) is a popular and effective method for power reduction. Level shifters may cause area and Interconnect Length Overhead(ILO), and should be considered during floorplanning and post-floorplanning stages. In this paper, we propose a two phases framework VLSAF to solve voltage and level shifter assignment problem. At floorplanning phase, we use: a convex cost network flow algorithm to assign voltage; a minimum cost flow algorithm to assign level shifter. At post-floorplanning phase, a heuristic method is adopted to redistribute white spaces and calculate the positions and shapes of level shifters. Experimental results show VLSAF is effective.

AB - Power optimization has become a significant issue when the CMOS technology entered the nanometer era. Multiple-Supply Voltage (MSV) is a popular and effective method for power reduction. Level shifters may cause area and Interconnect Length Overhead(ILO), and should be considered during floorplanning and post-floorplanning stages. In this paper, we propose a two phases framework VLSAF to solve voltage and level shifter assignment problem. At floorplanning phase, we use: a convex cost network flow algorithm to assign voltage; a minimum cost flow algorithm to assign level shifter. At post-floorplanning phase, a heuristic method is adopted to redistribute white spaces and calculate the positions and shapes of level shifters. Experimental results show VLSAF is effective.

KW - Convex Network Flow

KW - Level Shifter Assignment

KW - Voltage Assignment

KW - Voltage-Island

KW - White Space Redistribution

UR - http://www.scopus.com/inward/record.url?scp=70350586572&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=70350586572&partnerID=8YFLogxK

U2 - 10.1145/1531542.1531558

DO - 10.1145/1531542.1531558

M3 - Conference contribution

AN - SCOPUS:70350586572

SN - 9781605585222

SP - 51

EP - 56

BT - Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI

ER -