100x evolution of video codec chips

Jinjia Zhou, Dajiang Zhou, Satoshi Goto

    研究成果: Conference contribution

    1 引用 (Scopus)

    抜粋

    In the past two decades, there has been tremendous progress in video compression technologies. Meanwhile, the use of these technologies, along with the ever-increasing demand for emerging ultra-high-definition applications greatly challenges the design of video codec chips, with the extensive requirements on both memory (DRAM) bandwidth and computation power. Besides, the high data dependencies of video coding algorithms restrict the degree of efficient hardware parallelism and pipelining. This paper describes the techniques to realize high-performance video codec chips. Firstly, we introduce various optimization techniques to solve the DRAM traffic issue. Furthermore, the techniques to reduce the computational complexity and alleviate data dependencies are described. The proposed techniques have been implemented in several ASIC video codecs. Experiments show that the DRAM traffic and DRAM access time are reduced by 80% and 90% respectively.

    元の言語English
    ホスト出版物のタイトルISPD 2017 - Proceedings of the 2017 ACM International Symposium on Physical Design
    出版者Association for Computing Machinery
    ページ121-122
    ページ数2
    Part F127197
    ISBN(電子版)9781450346962
    DOI
    出版物ステータスPublished - 2017 3 19
    イベント2017 ACM International Symposium on Physical Design, ISPD 2017 - Portland, United States
    継続期間: 2017 3 192017 3 22

    Other

    Other2017 ACM International Symposium on Physical Design, ISPD 2017
    United States
    Portland
    期間17/3/1917/3/22

      フィンガープリント

    ASJC Scopus subject areas

    • Electrical and Electronic Engineering

    これを引用

    Zhou, J., Zhou, D., & Goto, S. (2017). 100x evolution of video codec chips. : ISPD 2017 - Proceedings of the 2017 ACM International Symposium on Physical Design (巻 Part F127197, pp. 121-122). Association for Computing Machinery. https://doi.org/10.1145/3036669.3038252