120 ns 128k × 8 b/64k × 16 b CMOS EEPROMs

Yasushi Terada; Kazuo Kobayashi; Takeshi Nakayama; Masanori Hayashikoshi; Yoshikazu Miyawaki; Natsuo Ajika; Hideaki Arima; Takayuki Matsukawa; Tsutomu Yoshihara

120 ns 128k × 8 b/64k × 16 b CMOS EEPROMs

Yasushi Terada, Kazuo Kobayashi, Takeshi Nakayama, Masanori Hayashikoshi, Yoshikazu Miyawaki, Natsuo Ajika, Hideaki Arima, Takayuki Matsukawa, Tsutomu Yoshihara

研究成果: Conference contribution

4 被引用数 (Scopus)

抄録

A 1-Mb CMOS EEPROM (electrically erasable and programmable read-only memory) using a 1.0-μm triple-polysilicon, double-metal process is described. To achieve a manufacturable 120-ns 1-Mb EEPROM with a small chip, a memory cell with high current drive, improved differential sensing technique, and error-correcting code (ECC) was developed. The cell size is 3.8 μm × 8 μm, and the chip is 7.73 mm × 11.83 mm. The device is configured as either 128k × 8 or 64k × 16 by a through-hole mask option. A 120-ns read access time has been achieved. The differential sensing scheme uses an output of the current sense amplifier connected to an unselected memory array as a reference level. The sense amplifier, the clock timing diagram, and the access waveform are shown, and typical process parameters are listed.

本文言語	English
ホスト出版物のタイトル	Digest of Technical Papers - IEEE International Solid-State Circuits Conference
編集者	Anon
出版社	Publ by IEEE
ページ	136-137, 315
巻	32
出版ステータス	Published - 1989
外部発表	はい
イベント	IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC 1989) - New York, NY, USA 継続期間: 1989 2 15 → 1989 2 17

Other

Other	IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC 1989)
City	New York, NY, USA
Period	89/2/15 → 89/2/17

ASJC Scopus subject areas

Hardware and Architecture
Electrical and Electronic Engineering

文献へのアクセス

フィンガープリント「120 ns 128k × 8 b/64k × 16 b CMOS EEPROMs」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル

120 ns 128k × 8 b/64k × 16 b CMOS EEPROMs. / Terada, Yasushi; Kobayashi, Kazuo; Nakayama, Takeshi; Hayashikoshi, Masanori; Miyawaki, Yoshikazu; Ajika, Natsuo; Arima, Hideaki; Matsukawa, Takayuki; Yoshihara, Tsutomu.

Digest of Technical Papers - IEEE International Solid-State Circuits Conference. ed. / Anon. Vol. 32 Publ by IEEE, 1989. p. 136-137, 315.

研究成果: Conference contribution

Terada, Y, Kobayashi, K, Nakayama, T, Hayashikoshi, M, Miyawaki, Y, Ajika, N, Arima, H, Matsukawa, T & Yoshihara, T 1989, 120 ns 128k × 8 b/64k × 16 b CMOS EEPROMs. in Anon (ed.), Digest of Technical Papers - IEEE International Solid-State Circuits Conference. vol. 32, Publ by IEEE, pp. 136-137, 315, IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC 1989), New York, NY, USA, 89/2/15.

@inproceedings{85e36a716e87440c97542cd156eae008,

title = "120 ns 128k × 8 b/64k × 16 b CMOS EEPROMs",

abstract = "A 1-Mb CMOS EEPROM (electrically erasable and programmable read-only memory) using a 1.0-μm triple-polysilicon, double-metal process is described. To achieve a manufacturable 120-ns 1-Mb EEPROM with a small chip, a memory cell with high current drive, improved differential sensing technique, and error-correcting code (ECC) was developed. The cell size is 3.8 μm × 8 μm, and the chip is 7.73 mm × 11.83 mm. The device is configured as either 128k × 8 or 64k × 16 by a through-hole mask option. A 120-ns read access time has been achieved. The differential sensing scheme uses an output of the current sense amplifier connected to an unselected memory array as a reference level. The sense amplifier, the clock timing diagram, and the access waveform are shown, and typical process parameters are listed.",

author = "Yasushi Terada and Kazuo Kobayashi and Takeshi Nakayama and Masanori Hayashikoshi and Yoshikazu Miyawaki and Natsuo Ajika and Hideaki Arima and Takayuki Matsukawa and Tsutomu Yoshihara",

year = "1989",

language = "English",

volume = "32",

pages = "136--137, 315",

editor = "Anon",

booktitle = "Digest of Technical Papers - IEEE International Solid-State Circuits Conference",

publisher = "Publ by IEEE",

note = "IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC 1989) ; Conference date: 15-02-1989 Through 17-02-1989",

}

TY - GEN

T1 - 120 ns 128k × 8 b/64k × 16 b CMOS EEPROMs

AU - Terada, Yasushi

AU - Kobayashi, Kazuo

AU - Nakayama, Takeshi

AU - Hayashikoshi, Masanori

AU - Miyawaki, Yoshikazu

AU - Ajika, Natsuo

AU - Arima, Hideaki

AU - Matsukawa, Takayuki

AU - Yoshihara, Tsutomu

PY - 1989

Y1 - 1989

N2 - A 1-Mb CMOS EEPROM (electrically erasable and programmable read-only memory) using a 1.0-μm triple-polysilicon, double-metal process is described. To achieve a manufacturable 120-ns 1-Mb EEPROM with a small chip, a memory cell with high current drive, improved differential sensing technique, and error-correcting code (ECC) was developed. The cell size is 3.8 μm × 8 μm, and the chip is 7.73 mm × 11.83 mm. The device is configured as either 128k × 8 or 64k × 16 by a through-hole mask option. A 120-ns read access time has been achieved. The differential sensing scheme uses an output of the current sense amplifier connected to an unselected memory array as a reference level. The sense amplifier, the clock timing diagram, and the access waveform are shown, and typical process parameters are listed.

AB - A 1-Mb CMOS EEPROM (electrically erasable and programmable read-only memory) using a 1.0-μm triple-polysilicon, double-metal process is described. To achieve a manufacturable 120-ns 1-Mb EEPROM with a small chip, a memory cell with high current drive, improved differential sensing technique, and error-correcting code (ECC) was developed. The cell size is 3.8 μm × 8 μm, and the chip is 7.73 mm × 11.83 mm. The device is configured as either 128k × 8 or 64k × 16 by a through-hole mask option. A 120-ns read access time has been achieved. The differential sensing scheme uses an output of the current sense amplifier connected to an unselected memory array as a reference level. The sense amplifier, the clock timing diagram, and the access waveform are shown, and typical process parameters are listed.

UR - http://www.scopus.com/inward/record.url?scp=0024908026&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0024908026&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0024908026

VL - 32

SP - 136-137, 315

BT - Digest of Technical Papers - IEEE International Solid-State Circuits Conference

A2 - Anon, null

PB - Publ by IEEE

T2 - IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC 1989)

Y2 - 15 February 1989 through 17 February 1989

ER -