120 ns 128k × 8 b/64k × 16 b CMOS EEPROMs

Yasushi Terada, Kazuo Kobayashi, Takeshi Nakayama, Masanori Hayashikoshi, Yoshikazu Miyawaki, Natsuo Ajika, Hideaki Arima, Takayuki Matsukawa, Tsutomu Yoshihara

研究成果: Conference contribution

4 引用 (Scopus)

抜粋

A 1-Mb CMOS EEPROM (electrically erasable and programmable read-only memory) using a 1.0-μm triple-polysilicon, double-metal process is described. To achieve a manufacturable 120-ns 1-Mb EEPROM with a small chip, a memory cell with high current drive, improved differential sensing technique, and error-correcting code (ECC) was developed. The cell size is 3.8 μm × 8 μm, and the chip is 7.73 mm × 11.83 mm. The device is configured as either 128k × 8 or 64k × 16 by a through-hole mask option. A 120-ns read access time has been achieved. The differential sensing scheme uses an output of the current sense amplifier connected to an unselected memory array as a reference level. The sense amplifier, the clock timing diagram, and the access waveform are shown, and typical process parameters are listed.

元の言語English
ホスト出版物のタイトルDigest of Technical Papers - IEEE International Solid-State Circuits Conference
編集者 Anon
出版者Publ by IEEE
ページ136-137, 315
32
出版物ステータスPublished - 1989
外部発表Yes
イベントIEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC 1989) - New York, NY, USA
継続期間: 1989 2 151989 2 17

Other

OtherIEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC 1989)
New York, NY, USA
期間89/2/1589/2/17

    フィンガープリント

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

これを引用

Terada, Y., Kobayashi, K., Nakayama, T., Hayashikoshi, M., Miyawaki, Y., Ajika, N., Arima, H., Matsukawa, T., & Yoshihara, T. (1989). 120 ns 128k × 8 b/64k × 16 b CMOS EEPROMs. : Anon (版), Digest of Technical Papers - IEEE International Solid-State Circuits Conference (巻 32, pp. 136-137, 315). Publ by IEEE.