120-ns 128K × 8-bit/64K × 16-bit CMOS EEPROMs

Yasushi Terada, Kazuo Kobayashi, Takeshi Nakayama, Masanori Hayashikoshi, Yoshikazu Miyawaki, Natsuo Ajika, Hideaki Arima, Takayuki Matsukawa, Tsutomu Yoshihara

研究成果: Article

5 引用 (Scopus)


A 1-Mb CMOS full-featured EEPROM using a 1.0-μm triple-polysilicon and double-metal process is described. The design is aimed at developing a manufacturable 120-ns 1-Mb EEPROM with small chip size. Therefore, an advanced memory cell with high read current, an improved differential sensing technique, and an efficient error checking and correction scheme is developed. The differential sensing amplifier utilizes the output of a current sensing amplifier connected to unselected memory as a reference level. The cell size is 3.8 × 8.0 μm2, and the chip size is 7.73 × 11.83 mm2. The device is organized as either 128K × 8 or 64K × 16 by via-hole mask options. A 256-byte/128-word-page-mode programming is implemented.

ジャーナルIEEE Journal of Solid-State Circuits
出版物ステータスPublished - 1989 10

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

フィンガープリント 120-ns 128K × 8-bit/64K × 16-bit CMOS EEPROMs' の研究トピックを掘り下げます。これらはともに一意のフィンガープリントを構成します。

  • これを引用

    Terada, Y., Kobayashi, K., Nakayama, T., Hayashikoshi, M., Miyawaki, Y., Ajika, N., Arima, H., Matsukawa, T., & Yoshihara, T. (1989). 120-ns 128K × 8-bit/64K × 16-bit CMOS EEPROMs. IEEE Journal of Solid-State Circuits, 24(5), 1244-1249. https://doi.org/10.1109/JSSC.1989.572588