24% Power reduction by post-fabrication dual supply voltage control of 64 voltage domains in V DDmin limited ultra low voltage logic circuits

Tadashi Yasufuku, Koji Hirairi, Yu Pu, Yun Fei Zheng, Ryo Takahashi, Masato Sasaki, Hiroshi Fuketa, Atsushi Muramatsu, Masahiro Nomura, Hirofumi Shinohara, Makoto Takamiya, Takayasu Sakurai

研究成果: Conference contribution

9 引用 (Scopus)

抜粋

A post-fabrication dual supply voltage (V DD) control (PDVC) of multiple voltage domains is proposed for a minimum operating voltage (V DDmin)-limited ultra low voltage logic circuits. PDVC effectively reduces an average V DD below V DDmin, thereby reducing the power consumption of logic circuits. PDVC is applied to a DES CODEC'S circuit fabricated in 65nm CMOS. The layout of DES CODEC'S is divided into 64 V DD domains and each domain size is 54μm x 63.2μm. High V DD (V DDH) or low V DD (V DDL) is applied to each domain and the selection of V DD's is performed based on multiple built-in self tests. V DDH is selected in V DDmin-critical domains, while V DDL is selected in V DDmin-non-critical domains. A maximum 24% power reduction was measured with the proposed PDVC at 300kHz, V DDH =437mV, and V DDL =397mV.

元の言語English
ホスト出版物のタイトルProceedings of the 13th International Symposium on Quality Electronic Design, ISQED 2012
ページ586-591
ページ数6
DOI
出版物ステータスPublished - 2012 7 16
外部発表Yes
イベント13th International Symposium on Quality Electronic Design, ISQED 2012 - Santa Clara, CA, United States
継続期間: 2012 3 192012 3 21

出版物シリーズ

名前Proceedings - International Symposium on Quality Electronic Design, ISQED
ISSN(印刷物)1948-3287
ISSN(電子版)1948-3295

Other

Other13th International Symposium on Quality Electronic Design, ISQED 2012
United States
Santa Clara, CA
期間12/3/1912/3/21

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering
  • Safety, Risk, Reliability and Quality

フィンガープリント 24% Power reduction by post-fabrication dual supply voltage control of 64 voltage domains in V <sub>DDmin</sub> limited ultra low voltage logic circuits' の研究トピックを掘り下げます。これらはともに一意のフィンガープリントを構成します。

  • これを引用

    Yasufuku, T., Hirairi, K., Pu, Y., Zheng, Y. F., Takahashi, R., Sasaki, M., Fuketa, H., Muramatsu, A., Nomura, M., Shinohara, H., Takamiya, M., & Sakurai, T. (2012). 24% Power reduction by post-fabrication dual supply voltage control of 64 voltage domains in V DDmin limited ultra low voltage logic circuits. : Proceedings of the 13th International Symposium on Quality Electronic Design, ISQED 2012 (pp. 586-591). [6187553] (Proceedings - International Symposium on Quality Electronic Design, ISQED). https://doi.org/10.1109/ISQED.2012.6187553