25-ns 256K ×1/64K × 4 CMOS SRAM's

Shinpei Kayano, Katsuki Ichinose, Yoshio Kohno, Hirofumi Shinohara, Kenji Anami, Shuji Murakami, Tomohisa Wada, Yuji Kawai, Yoichi Akasaka

研究成果: Article査読

10 被引用数 (Scopus)

抄録

This paper describes 25-ns 256K CMOS static RAM's (SRAM‘s). Through a metal option, either 256K word × 1-bit or 64K word×4-bit organization is obtained. A fast access time has been achieved with a short bit-line structure and a data-bus precharging technique which minimize the bit-line and data-bus delay. A feedback-controlled address transition detector (ATD) circuit has been adopted to assure the fast access time in the presence of address skew. A 1.0-µm double-polysilicon and single-metal process technology with polycide gate offers a memory cell size of 90 µm2 and a chip size of 47.4 mm2.

本文言語English
ページ(範囲)686-691
ページ数6
ジャーナルIEEE Journal of Solid-State Circuits
21
5
DOI
出版ステータスPublished - 1986 10
外部発表はい

ASJC Scopus subject areas

  • 電子工学および電気工学

フィンガープリント

「25-ns 256K ×1/64K × 4 CMOS SRAM's」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル