50NS FLOATING-POINT SIGNAL PROCESSOR VLSI.

Takao Kaneko, Hironori Yamauchi, Atsushi Iwata

研究成果: Conference article査読

3 被引用数 (Scopus)

抄録

A high-speed programmable digital signal processor (DSP) VLSI with an 18-bit floating-point architecture and a 32-bit microinstruction has been fabricated using 1. 2- mu m CMOS technology. The device contains 280K transistors and executes every floating-point operation within a 50-ns machine-cycle. The architecture differs from that of the digital speech signal processor reported previously in its high-speed parallel pipeline structure, 16K-byte on-chip microprogram ROM, floating-point ALU capable of 50-ns operation, and enhanced DSP instruction set.

本文言語English
ページ(範囲)401-404
ページ数4
ジャーナルICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings
出版ステータスPublished - 1986 12 1
外部発表はい

ASJC Scopus subject areas

  • Software
  • Signal Processing
  • Electrical and Electronic Engineering

フィンガープリント 「50NS FLOATING-POINT SIGNAL PROCESSOR VLSI.」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル