A 0.3mW 1.4mm2 motion estimation processor for mobile video application

Seiichiro Hiratsuka, Satoshi Goto, Takeshi Ikenaga

研究成果: Conference contribution

2 引用 (Scopus)

抄録

Motion estimation (ME) is a key processing in video encoding systems. Since it requires huge computational complexity, many algorithms and LSI architectures have been proposed to reduce it. Conventional LSIs, however, are not sufficient for mobile applications which require both flexibility and low power dissipation. This paper describes an application specific instruction processor (ASIP) LSI for ME processing. It has a dedicated unit for SAD (sum of absolute difference) operations. By applying our proposed ultra-low ME algorithm named ULCMEA, it can reduce power while keeping high flexibility. A chip capable of operating at 80 MHz was fabricated using TSMC 0.18-μm CMOS technology. 15K logic gates and 32 Kbit SRAM have been integrated into 1.4 mm2 chip. Typical power dissipation is 0.3-mW for QCIF 15 frame/sec ME processing.

元の言語English
ホスト出版物のタイトル2006 IEEE Asian Solid-State Circuits Conference, ASSCC 2006
ページ103-106
ページ数4
DOI
出版物ステータスPublished - 2006
イベント2006 IEEE Asian Solid-State Circuits Conference, ASSCC 2006 - Hangzhou
継続期間: 2006 11 132006 11 15

Other

Other2006 IEEE Asian Solid-State Circuits Conference, ASSCC 2006
Hangzhou
期間06/11/1306/11/15

Fingerprint

Motion estimation
Energy dissipation
Processing
Logic gates
Static random access storage
Computational complexity

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials

これを引用

Hiratsuka, S., Goto, S., & Ikenaga, T. (2006). A 0.3mW 1.4mm2 motion estimation processor for mobile video application. : 2006 IEEE Asian Solid-State Circuits Conference, ASSCC 2006 (pp. 103-106). [4197601] https://doi.org/10.1109/ASSCC.2006.357862

A 0.3mW 1.4mm2 motion estimation processor for mobile video application. / Hiratsuka, Seiichiro; Goto, Satoshi; Ikenaga, Takeshi.

2006 IEEE Asian Solid-State Circuits Conference, ASSCC 2006. 2006. p. 103-106 4197601.

研究成果: Conference contribution

Hiratsuka, S, Goto, S & Ikenaga, T 2006, A 0.3mW 1.4mm2 motion estimation processor for mobile video application. : 2006 IEEE Asian Solid-State Circuits Conference, ASSCC 2006., 4197601, pp. 103-106, 2006 IEEE Asian Solid-State Circuits Conference, ASSCC 2006, Hangzhou, 06/11/13. https://doi.org/10.1109/ASSCC.2006.357862
Hiratsuka S, Goto S, Ikenaga T. A 0.3mW 1.4mm2 motion estimation processor for mobile video application. : 2006 IEEE Asian Solid-State Circuits Conference, ASSCC 2006. 2006. p. 103-106. 4197601 https://doi.org/10.1109/ASSCC.2006.357862
Hiratsuka, Seiichiro ; Goto, Satoshi ; Ikenaga, Takeshi. / A 0.3mW 1.4mm2 motion estimation processor for mobile video application. 2006 IEEE Asian Solid-State Circuits Conference, ASSCC 2006. 2006. pp. 103-106
@inproceedings{5b468ed0c1bc409da92684ed60e4480e,
title = "A 0.3mW 1.4mm2 motion estimation processor for mobile video application",
abstract = "Motion estimation (ME) is a key processing in video encoding systems. Since it requires huge computational complexity, many algorithms and LSI architectures have been proposed to reduce it. Conventional LSIs, however, are not sufficient for mobile applications which require both flexibility and low power dissipation. This paper describes an application specific instruction processor (ASIP) LSI for ME processing. It has a dedicated unit for SAD (sum of absolute difference) operations. By applying our proposed ultra-low ME algorithm named ULCMEA, it can reduce power while keeping high flexibility. A chip capable of operating at 80 MHz was fabricated using TSMC 0.18-μm CMOS technology. 15K logic gates and 32 Kbit SRAM have been integrated into 1.4 mm2 chip. Typical power dissipation is 0.3-mW for QCIF 15 frame/sec ME processing.",
author = "Seiichiro Hiratsuka and Satoshi Goto and Takeshi Ikenaga",
year = "2006",
doi = "10.1109/ASSCC.2006.357862",
language = "English",
pages = "103--106",
booktitle = "2006 IEEE Asian Solid-State Circuits Conference, ASSCC 2006",

}

TY - GEN

T1 - A 0.3mW 1.4mm2 motion estimation processor for mobile video application

AU - Hiratsuka, Seiichiro

AU - Goto, Satoshi

AU - Ikenaga, Takeshi

PY - 2006

Y1 - 2006

N2 - Motion estimation (ME) is a key processing in video encoding systems. Since it requires huge computational complexity, many algorithms and LSI architectures have been proposed to reduce it. Conventional LSIs, however, are not sufficient for mobile applications which require both flexibility and low power dissipation. This paper describes an application specific instruction processor (ASIP) LSI for ME processing. It has a dedicated unit for SAD (sum of absolute difference) operations. By applying our proposed ultra-low ME algorithm named ULCMEA, it can reduce power while keeping high flexibility. A chip capable of operating at 80 MHz was fabricated using TSMC 0.18-μm CMOS technology. 15K logic gates and 32 Kbit SRAM have been integrated into 1.4 mm2 chip. Typical power dissipation is 0.3-mW for QCIF 15 frame/sec ME processing.

AB - Motion estimation (ME) is a key processing in video encoding systems. Since it requires huge computational complexity, many algorithms and LSI architectures have been proposed to reduce it. Conventional LSIs, however, are not sufficient for mobile applications which require both flexibility and low power dissipation. This paper describes an application specific instruction processor (ASIP) LSI for ME processing. It has a dedicated unit for SAD (sum of absolute difference) operations. By applying our proposed ultra-low ME algorithm named ULCMEA, it can reduce power while keeping high flexibility. A chip capable of operating at 80 MHz was fabricated using TSMC 0.18-μm CMOS technology. 15K logic gates and 32 Kbit SRAM have been integrated into 1.4 mm2 chip. Typical power dissipation is 0.3-mW for QCIF 15 frame/sec ME processing.

UR - http://www.scopus.com/inward/record.url?scp=34250799792&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=34250799792&partnerID=8YFLogxK

U2 - 10.1109/ASSCC.2006.357862

DO - 10.1109/ASSCC.2006.357862

M3 - Conference contribution

AN - SCOPUS:34250799792

SP - 103

EP - 106

BT - 2006 IEEE Asian Solid-State Circuits Conference, ASSCC 2006

ER -