A 14-GHz-Band Harmonic Tuned Low-Power Low-Phase-Noise VCO IC with a Novel Bias Feedback Circuit in 40-nm CMOS SOI

研究成果: Conference contribution

抄録

In this paper, a harmonic tuned low-power low-phase-noise VCO IC with a novel bias feedback circuit is proposed. The transformer-based LC tank providing high impedance at the second and third harmonics is used to improve the phase noise performance. In addition, a novel feedback circuit is designed to suppress the gate-to-source voltage of the core transistors under their threshold voltage at the steady state while guaranteeing the robust start-up of the oscillation. The novel feedback circuit that requires no dc power supply can operate with an extremely small additional dc power consumption. The proposed VCO IC is designed, fabricated, and fully evaluated on-wafer in 40-nm CMOS SOI process. The proposed VCO IC has exhibited a measured best phase noise of-131.8 dBc/Hz at 10-MHz offset from the oscillation frequency of 14.94 GHz under a dc power consumption of only 1.4 mW.

本文言語English
ホスト出版物のタイトル2022 IEEE Radio Frequency Integrated Circuits Symposium, RFIC 2022
出版社Institute of Electrical and Electronics Engineers Inc.
ページ167-170
ページ数4
ISBN(電子版)9781665496117
DOI
出版ステータスPublished - 2022
イベント2022 IEEE Radio Frequency Integrated Circuits Symposium, RFIC 2022 - Denver, United States
継続期間: 2022 6月 192022 6月 21

出版物シリーズ

名前Digest of Papers - IEEE Radio Frequency Integrated Circuits Symposium
2022-June
ISSN(印刷版)1529-2517

Conference

Conference2022 IEEE Radio Frequency Integrated Circuits Symposium, RFIC 2022
国/地域United States
CityDenver
Period22/6/1922/6/21

ASJC Scopus subject areas

  • 工学(全般)

フィンガープリント

「A 14-GHz-Band Harmonic Tuned Low-Power Low-Phase-Noise VCO IC with a Novel Bias Feedback Circuit in 40-nm CMOS SOI」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル