A 15-bit 10-msample/s pipelined A/D converter based on incomplete settling principle

Shuaiqi Wang, Fule Li, Yasuaki Inoue

    研究成果: Conference contribution

    抜粋

    This paper proposes a 15-bit 10-MS/s pipelined ADC. To implement the incomplete settling principle, the traditional complete settling stage is improved to the incomplete settling structure through dividing the sampling clock of the traditional stage into two parts for discharging the sampling and feedback capacitors and completing the sampling, respectively. It verifies the correction and validity of optimizing ADCs' conversion speed without increasing power consumption through the incomplete settling. It is processed in 0.18μm 1P6M CMOS mixed-mode technology. Simulation results show that 82dB SNDR and 87dB SFDR are obtained at the sampling rate of 10MHz with the input sine frequency of 100KHz and the whole static power dissipation is 21.94mW.

    元の言語English
    ホスト出版物のタイトル2006 International Conference on Communications, Circuits and Systems, ICCCAS, Proceedings
    ページ2176-2180
    ページ数5
    4
    DOI
    出版物ステータスPublished - 2006
    イベント2006 International Conference on Communications, Circuits and Systems, ICCCAS - Guilin
    継続期間: 2006 6 252006 6 28

    Other

    Other2006 International Conference on Communications, Circuits and Systems, ICCCAS
    Guilin
    期間06/6/2506/6/28

    ASJC Scopus subject areas

    • Electrical and Electronic Engineering

    フィンガープリント A 15-bit 10-msample/s pipelined A/D converter based on incomplete settling principle' の研究トピックを掘り下げます。これらはともに一意のフィンガープリントを構成します。

  • これを引用

    Wang, S., Li, F., & Inoue, Y. (2006). A 15-bit 10-msample/s pipelined A/D converter based on incomplete settling principle. : 2006 International Conference on Communications, Circuits and Systems, ICCCAS, Proceedings (巻 4, pp. 2176-2180). [4064355] https://doi.org/10.1109/ICCCAS.2006.285108