A 2-GHz-band low-phase-noise VCO IC with an LC bias circuit in 180-nm CMOS

Xiao Xu, Xin Yang, Toshihiko Yoshimasu

研究成果: Conference contribution

5 被引用数 (Scopus)

抄録

A novel LC bias topology is proposed to improve the phase noise of VCO IC for ultra-low-voltage applications. The LC bias circuit works as an impedance transformation network, which improves the phase noise of VCO by delivering higher power to the gates of the cross-coupled transistors. A 2-GHz-band ultra-low-voltage VCO IC with the novel LC bias circuit has been designed, fabricated and fully evaluated in 180-nm CMOS technology. The fabricated novel VCO IC has exhibited a measured phase noise of -126.4 dBc/Hz at 1 MHz offset frequency from the 2.03 GHz carrier frequency with a supply voltage of 0.5 V.

本文言語English
ホスト出版物のタイトルEuMIC 2016 - 11th European Microwave Integrated Circuits Conference
出版社Institute of Electrical and Electronics Engineers Inc.
ページ197-200
ページ数4
ISBN(電子版)9782874870446
DOI
出版ステータスPublished - 2016 12 7
イベント11th European Microwave Integrated Circuits Conference, EuMIC 2016 - London, United Kingdom
継続期間: 2016 10 32016 10 4

Other

Other11th European Microwave Integrated Circuits Conference, EuMIC 2016
CountryUnited Kingdom
CityLondon
Period16/10/316/10/4

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Instrumentation

フィンガープリント 「A 2-GHz-band low-phase-noise VCO IC with an LC bias circuit in 180-nm CMOS」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル