A 22-30GHz balanced SiGe BiCMOS frequency doubler with 47dBc suppression and low input drive power

Jiangtao Sun, Qing Liu, Yong Ju Suh, Takayuki Shibata, Toshihiko Yoshimasu

研究成果: Conference contribution

3 引用 (Scopus)

抜粋

A broadband balanced frequency doubler has been fabricated in 0.25-μm SOI SiGe BiCMOS technology to operate from 22GHz to 30GHz with low input drive power. Its fundamental frequency suppression of better than 30dBc can be achieved by an internal low pass LC filter in the 22-30GHz; moreover, maximum suppression is 47dBc in the operation band. In addition, a pair of SLCC (Series LC Circuit) parallel with the up input can result in high suppression with low input drive power. Maximum conversion gain of -6dB can be obtained in the input drive power as low as -1dBm.

元の言語English
ホスト出版物のタイトルAPMC 2009 - Asia Pacific Microwave Conference 2009
ページ2260-2263
ページ数4
DOI
出版物ステータスPublished - 2009 12 1
イベントAsia Pacific Microwave Conference 2009, APMC 2009 - Singapore, Singapore
継続期間: 2009 12 72009 12 10

出版物シリーズ

名前APMC 2009 - Asia Pacific Microwave Conference 2009

Conference

ConferenceAsia Pacific Microwave Conference 2009, APMC 2009
Singapore
Singapore
期間09/12/709/12/10

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

フィンガープリント A 22-30GHz balanced SiGe BiCMOS frequency doubler with 47dBc suppression and low input drive power' の研究トピックを掘り下げます。これらはともに一意のフィンガープリントを構成します。

  • これを引用

    Sun, J., Liu, Q., Suh, Y. J., Shibata, T., & Yoshimasu, T. (2009). A 22-30GHz balanced SiGe BiCMOS frequency doubler with 47dBc suppression and low input drive power. : APMC 2009 - Asia Pacific Microwave Conference 2009 (pp. 2260-2263). [5385432] (APMC 2009 - Asia Pacific Microwave Conference 2009). https://doi.org/10.1109/APMC.2009.5385432