A 250 mV bit-line swing scheme for 1-v operating gigabit scale drams

Tsuneo Inaba, Daisaburo Takashima, Yukihito Oowaki, Tohru Ozaklt, Shigeyoshi Watanabe, Takashi Ohsawa, Kazunorî Ohuchi, Hiroyuki Tango

研究成果: Article

抜粋

This paper proposes a small 1/4 Vcc bit-line swing scheme and a related sense amplifier scheme for low power 1 V operating DRAM. Using the proposed small bit-line swing scheme, the stress bias of memory cell transistor and capacitor is reduced to half that of the conventional DRAM, resulting in improvement of device reliability. The proposed sense amplifier scheme achieves high speed and stable sensing/restoring operation at 250mV bit-line swing, which is much smaller than threshold voltage. The proposed scheme reduces the total power dissipation of bit-line sensing/restoring operation to 40% of the conventional one. This paper also proposes a small 4F2 size memory cell and a new twisted bit-line scheme. The array noise is reduced to 8.6% of the conventional DRAM.

元の言語English
ページ(範囲)1699-1705
ページ数7
ジャーナルIEICE Transactions on Electronics
E79-C
発行部数12
出版物ステータスPublished - 1996 1 1
外部発表Yes

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

フィンガープリント A 250 mV bit-line swing scheme for 1-v operating gigabit scale drams' の研究トピックを掘り下げます。これらはともに一意のフィンガープリントを構成します。

  • これを引用

    Inaba, T., Takashima, D., Oowaki, Y., Ozaklt, T., Watanabe, S., Ohsawa, T., Ohuchi, K., & Tango, H. (1996). A 250 mV bit-line swing scheme for 1-v operating gigabit scale drams. IEICE Transactions on Electronics, E79-C(12), 1699-1705.