A 40-nm 8T SRAM with selective source line control of read bitlines and address preset structure

S. Yoshimoto, S. Miyano, M. Takamiya, H. Shinohara, H. Kawaguchi, M. Yoshimoto

研究成果: Conference contribution

2 引用 (Scopus)

抜粋

This paper presents a 40-nm 8T SRAM in which bitlines are partially discharged by a selective source line control (SSLC) for low-power operation. The proposed SSLC scheme reduces a read bitline voltage swing in an unselected column with a floating source line (SL) of dedicated read ports. The SL is controlled by an additional NMOS switch that is turned on in a selected column, but the switch is kept off in the remaining unselected columns. The proposed scheme is effective for power reduction in successive address readouts through a single column. Furthermore, this paper introduces an address preset structure. The preset address enables the SRAM to be read out with no access time penalty for preferred use of the SSLC scheme. We fabricated a 16-Kb 8T SRAM test chip in a 40-nm CMOS process and observed that the proposed SSLC scheme with the address preset structure saves 38.1% of the readout power on average.

元の言語English
ホスト出版物のタイトルProceedings of the IEEE 2013 Custom Integrated Circuits Conference, CICC 2013
出版者Institute of Electrical and Electronics Engineers Inc.
ISBN(印刷物)9781467361460
DOI
出版物ステータスPublished - 2013 11 7
外部発表Yes
イベント35th Annual Custom Integrated Circuits Conference - The Showcase for Circuit Design in the Heart of Silicon Valley, CICC 2013 - San Jose, CA, United States
継続期間: 2013 9 222013 9 25

出版物シリーズ

名前Proceedings of the Custom Integrated Circuits Conference
ISSN(印刷物)0886-5930

Other

Other35th Annual Custom Integrated Circuits Conference - The Showcase for Circuit Design in the Heart of Silicon Valley, CICC 2013
United States
San Jose, CA
期間13/9/2213/9/25

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

フィンガープリント A 40-nm 8T SRAM with selective source line control of read bitlines and address preset structure' の研究トピックを掘り下げます。これらはともに一意のフィンガープリントを構成します。

  • これを引用

    Yoshimoto, S., Miyano, S., Takamiya, M., Shinohara, H., Kawaguchi, H., & Yoshimoto, M. (2013). A 40-nm 8T SRAM with selective source line control of read bitlines and address preset structure. : Proceedings of the IEEE 2013 Custom Integrated Circuits Conference, CICC 2013 [6658537] (Proceedings of the Custom Integrated Circuits Conference). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/CICC.2013.6658537