A CMOS 0.85-V 15.8-nW current and voltage reference without resistors

研究成果: Conference contribution

抄録

In this paper, a CMOS sub-1-V nanopower reference is proposed, which is realized without resistors and with only standard CMOS transistors. The proposed circuit affords reference current and reference voltage simultaneously. It is verified with CMOS 180 nm process with silicon measurement results. The temperature coefficients for output voltage Vref and output current Iref are 28 ppm/°C and 138 ppm/°C, respectively. The minimum supply voltage is 0.85 V and the minimum power consumption is achieved about 15.8 nW. Also, the line regulations of the Vref and Iref are 0.74%/V and 4.15%/V, respectively.

元の言語English
ホスト出版物のタイトル2019 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2019
出版者Institute of Electrical and Electronics Engineers Inc.
ISBN(電子版)9781728106557
DOI
出版物ステータスPublished - 2019 4
イベント2019 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2019 - Hsinchu, Taiwan, Province of China
継続期間: 2019 4 222019 4 25

出版物シリーズ

名前2019 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2019

Conference

Conference2019 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2019
Taiwan, Province of China
Hsinchu
期間19/4/2219/4/25

Fingerprint

resistors
Resistors
CMOS
Electric potential
electric potential
output
Transistors
Electric power utilization
Silicon
transistors
Networks (circuits)
silicon
coefficients
Temperature
temperature

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Safety, Risk, Reliability and Quality
  • Instrumentation
  • Computer Networks and Communications
  • Hardware and Architecture

これを引用

Wang, J., & Shinohara, H. (2019). A CMOS 0.85-V 15.8-nW current and voltage reference without resistors. : 2019 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2019 [8741737] (2019 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2019). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/VLSI-DAT.2019.8741737

A CMOS 0.85-V 15.8-nW current and voltage reference without resistors. / Wang, Jing; Shinohara, Hirofumi.

2019 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2019. Institute of Electrical and Electronics Engineers Inc., 2019. 8741737 (2019 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2019).

研究成果: Conference contribution

Wang, J & Shinohara, H 2019, A CMOS 0.85-V 15.8-nW current and voltage reference without resistors. : 2019 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2019., 8741737, 2019 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2019, Institute of Electrical and Electronics Engineers Inc., 2019 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2019, Hsinchu, Taiwan, Province of China, 19/4/22. https://doi.org/10.1109/VLSI-DAT.2019.8741737
Wang J, Shinohara H. A CMOS 0.85-V 15.8-nW current and voltage reference without resistors. : 2019 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2019. Institute of Electrical and Electronics Engineers Inc. 2019. 8741737. (2019 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2019). https://doi.org/10.1109/VLSI-DAT.2019.8741737
Wang, Jing ; Shinohara, Hirofumi. / A CMOS 0.85-V 15.8-nW current and voltage reference without resistors. 2019 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2019. Institute of Electrical and Electronics Engineers Inc., 2019. (2019 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2019).
@inproceedings{8fd217bfd9b74d718861c2fda72fb7f4,
title = "A CMOS 0.85-V 15.8-nW current and voltage reference without resistors",
abstract = "In this paper, a CMOS sub-1-V nanopower reference is proposed, which is realized without resistors and with only standard CMOS transistors. The proposed circuit affords reference current and reference voltage simultaneously. It is verified with CMOS 180 nm process with silicon measurement results. The temperature coefficients for output voltage Vref and output current Iref are 28 ppm/°C and 138 ppm/°C, respectively. The minimum supply voltage is 0.85 V and the minimum power consumption is achieved about 15.8 nW. Also, the line regulations of the Vref and Iref are 0.74{\%}/V and 4.15{\%}/V, respectively.",
author = "Jing Wang and Hirofumi Shinohara",
year = "2019",
month = "4",
doi = "10.1109/VLSI-DAT.2019.8741737",
language = "English",
series = "2019 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2019",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
booktitle = "2019 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2019",

}

TY - GEN

T1 - A CMOS 0.85-V 15.8-nW current and voltage reference without resistors

AU - Wang, Jing

AU - Shinohara, Hirofumi

PY - 2019/4

Y1 - 2019/4

N2 - In this paper, a CMOS sub-1-V nanopower reference is proposed, which is realized without resistors and with only standard CMOS transistors. The proposed circuit affords reference current and reference voltage simultaneously. It is verified with CMOS 180 nm process with silicon measurement results. The temperature coefficients for output voltage Vref and output current Iref are 28 ppm/°C and 138 ppm/°C, respectively. The minimum supply voltage is 0.85 V and the minimum power consumption is achieved about 15.8 nW. Also, the line regulations of the Vref and Iref are 0.74%/V and 4.15%/V, respectively.

AB - In this paper, a CMOS sub-1-V nanopower reference is proposed, which is realized without resistors and with only standard CMOS transistors. The proposed circuit affords reference current and reference voltage simultaneously. It is verified with CMOS 180 nm process with silicon measurement results. The temperature coefficients for output voltage Vref and output current Iref are 28 ppm/°C and 138 ppm/°C, respectively. The minimum supply voltage is 0.85 V and the minimum power consumption is achieved about 15.8 nW. Also, the line regulations of the Vref and Iref are 0.74%/V and 4.15%/V, respectively.

UR - http://www.scopus.com/inward/record.url?scp=85068602423&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85068602423&partnerID=8YFLogxK

U2 - 10.1109/VLSI-DAT.2019.8741737

DO - 10.1109/VLSI-DAT.2019.8741737

M3 - Conference contribution

AN - SCOPUS:85068602423

T3 - 2019 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2019

BT - 2019 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2019

PB - Institute of Electrical and Electronics Engineers Inc.

ER -