A cost-efficient high-performance dynamic TCAM with pipelined hierarchical searching and shift redundancy architecture

Hideyuki Noda*, Kazunari Inoue, Masayuki Kuroiwa, Futoshi Igaue, Kouji Yamamoto, Hans Jürgen Mattausch, Tetsushi Koide, Atsushi Amo, Atsushi Hachisuka, Shinya Soeda, Isamu Hayashi, Fukashi Morishita, Katsumi Dosaka, Kazutami Arimoto, Kazuyasu Fujishima, Kenji Anami, Tsutomu Yoshihara

*この研究の対応する著者

    研究成果: Article査読

    87 被引用数 (Scopus)

    抄録

    This paper describes a 4.5-Mb dynamic ternary CAM (DTCAM) which is suitable for networking applications. A dynamic TCAM cell structure in 130-nm embedded DRAM technology is used to realize the small cell size of 3.59 μm 2. In addition, a novel array architecture of TCAM, the pipelined hierarchical searching (PHS) architecture, is proposed. The PHS architecture is found to be suitable for realizing small area penalty, high-throughput searching and low-voltage operation simultaneously. With the combination of the DTCAM cell and the PHS architecture, small silicon area of 32 mm2 for a fabricated 4.5-Mb DTCAM chip, high performance of 143 M searches per second and low power dissipation of 1.1 W have been achieved. To improve the yield of TCAMs, a novel shift redundancy technique is applied and estimated to result in 3.6-times yield improvement. These techniques and architectures described in this report are attractive for realizing cost-efficient, large-scale, high-performance TCAM chips.

    本文言語English
    ページ(範囲)245-251
    ページ数7
    ジャーナルIEEE Journal of Solid-State Circuits
    40
    1
    DOI
    出版ステータスPublished - 2005 1

    ASJC Scopus subject areas

    • 電子工学および電気工学

    フィンガープリント

    「A cost-efficient high-performance dynamic TCAM with pipelined hierarchical searching and shift redundancy architecture」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

    引用スタイル