A cost-efficient partially-parallel irregular LDPC decoder based on sum-delta message passing algorithm

Ji Wen, Yuta Abe, Takeshi Lkenaga, Satoshi Goto

研究成果: Conference contribution

抄録

A partially-parallel decoder architecture for irregular LDPC code targeting high throughput and low cost applications is proposed. The design is based on a novel sum-delta message passing algorithm that facilitates the decoding throughput by removing redundant computations and decreases the hardware cost by optimizing the storage. Techniques such as binary sorting, parallel column operation, high performance pipelining are used to further speed up the message passing procedure. The synthesis result in TSMC 0.18 CMOS technology demonstrates that for (648,324) irregular LDPC code, our decoder achieves 7.5X improvement in throughput, which reaches 402 Mbps at the frequency of 200MHz, with 11% area reduction.

本文言語English
ホスト出版物のタイトルProceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI
ページ207-212
ページ数6
DOI
出版ステータスPublished - 2008
イベントGLSVLSI 2008: 18th ACM Great Lakes Symposium on VLSI 2008 - Orlando, FL
継続期間: 2008 3 42008 3 6

Other

OtherGLSVLSI 2008: 18th ACM Great Lakes Symposium on VLSI 2008
CityOrlando, FL
Period08/3/408/3/6

ASJC Scopus subject areas

  • 工学(全般)

フィンガープリント

「A cost-efficient partially-parallel irregular LDPC decoder based on sum-delta message passing algorithm」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル