A floorplan-aware high-level synthesis technique with delay-variation tolerance

Kazushi Kawamura, Yuta Hagio, Youhua Shi, Nozomu Togawa

研究成果: Conference contribution

2 被引用数 (Scopus)

抄録

For realizing better trade-off between performance and yield rate in recent LSI designs, it is required to deal with increasing the ratios of interconnect delay as well as delay variation. In this paper, a novel floorplan-aware high-level synthesis technique with delay-variation tolerance is proposed. By utilizing floorplan-driven architectures, interconnect delays can be estimated and then handled even in high-level synthesis. Applying our technique enables to realize two scheduling/binding results (one is a non-delayed result and the other is a delayed result) simultaneously on a chip with small area/performance overhead, and either one of them can be selected according to the post-silicon delay variation. Experimental results demonstrate that our technique can reduce delayed scheduling/binding latency by up to 32.3% compared with conventional approaches.

本文言語English
ホスト出版物のタイトルProceedings of the 2015 IEEE International Conference on Electron Devices and Solid-State Circuits, EDSSC 2015
出版社Institute of Electrical and Electronics Engineers Inc.
ページ122-125
ページ数4
ISBN(電子版)9781479983636
DOI
出版ステータスPublished - 2015 9 30
イベント11th IEEE International Conference on Electron Devices and Solid-State Circuits, EDSSC 2015 - Singapore, Singapore
継続期間: 2015 6 12015 6 4

出版物シリーズ

名前Proceedings of the 2015 IEEE International Conference on Electron Devices and Solid-State Circuits, EDSSC 2015

Other

Other11th IEEE International Conference on Electron Devices and Solid-State Circuits, EDSSC 2015
国/地域Singapore
CitySingapore
Period15/6/115/6/4

ASJC Scopus subject areas

  • 電子工学および電気工学

フィンガープリント

「A floorplan-aware high-level synthesis technique with delay-variation tolerance」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル