TY - JOUR
T1 - A Hardware Architecture for Adaptive Loop Filter in VVC Decoder
AU - Wang, Xin
AU - Sun, Heming
AU - Katto, Jiro
AU - Fan, Yibo
N1 - Publisher Copyright:
© 2021 IEEE.
PY - 2021
Y1 - 2021
N2 - Adaptive Loop Filter (ALF) is a new technique proposed by the latest video coding standard Versatile Video Coding (VVC). To the best of our knowledge, this paper is the first implementation to design a hardware architecture of ALF in VVC decoder. The implementation reduces 60% of the memory access, saves approximately 50% of the hardware resources including adders and multipliers cost, increases the throughput and makes the hardware configurable for luma and chroma components. The synthesis result demonstrates that the architecture achieves a throughput of 4k@120fps and a maximum frequency of 367MHz under the TSMC 65nm process.
AB - Adaptive Loop Filter (ALF) is a new technique proposed by the latest video coding standard Versatile Video Coding (VVC). To the best of our knowledge, this paper is the first implementation to design a hardware architecture of ALF in VVC decoder. The implementation reduces 60% of the memory access, saves approximately 50% of the hardware resources including adders and multipliers cost, increases the throughput and makes the hardware configurable for luma and chroma components. The synthesis result demonstrates that the architecture achieves a throughput of 4k@120fps and a maximum frequency of 367MHz under the TSMC 65nm process.
UR - http://www.scopus.com/inward/record.url?scp=85122872148&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=85122872148&partnerID=8YFLogxK
U2 - 10.1109/ASICON52560.2021.9620332
DO - 10.1109/ASICON52560.2021.9620332
M3 - Conference article
AN - SCOPUS:85122872148
SN - 2162-7541
JO - Proceedings of International Conference on ASIC
JF - Proceedings of International Conference on ASIC
T2 - 14th IEEE International Conference on ASIC, ASICON 2021
Y2 - 26 October 2021 through 29 October 2021
ER -