A hardware/software partitioning algorithm for SIMD processor cores

K. Tachikake, N. Togawa, Y. Miyaoka, Jinku Choi, M. Yanagisawa, T. Ohtsuki

研究成果: Conference contribution

2 引用 (Scopus)

抜粋

This paper proposes a new hardware/software partitioning algorithm for processor cores with SIMD instructions. Given a compiled assembly code including SIMD instructions, a timing constraint of execution time, and available hardware units, the proposed algorithm synthesizes an area-optimized processor core with a new assembly code. Firstly, we assume an initial processor core on which an input assembly code can run with the shortest execution time. Secondly we reduce a hardware unit added to a processor core one by one while the timing constraint is satisfied. At the same time, we update the assembly code so that it can run on the new processor configuration. By repeating this process, we finally obtain a processor core architecture with small area under the given timing constraint. We expect that vie can obtain a processor core which has appropriate SIMD functional units for running the input application program. The promising experimental results are also shown.

元の言語English
ホスト出版物のタイトルProceedings of the ASP-DAC 2003 Asia and South Pacific Design Automation Conference
出版者Institute of Electrical and Electronics Engineers Inc.
ページ135-140
ページ数6
ISBN(電子版)0780376595
DOI
出版物ステータスPublished - 2003 1 1
イベントAsia and South Pacific Design Automation Conference, ASP-DAC 2003 - Kitakyushu, Japan
継続期間: 2003 1 212003 1 24

出版物シリーズ

名前Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC
2003-January

Other

OtherAsia and South Pacific Design Automation Conference, ASP-DAC 2003
Japan
Kitakyushu
期間03/1/2103/1/24

ASJC Scopus subject areas

  • Computer Science Applications
  • Computer Graphics and Computer-Aided Design
  • Electrical and Electronic Engineering

フィンガープリント A hardware/software partitioning algorithm for SIMD processor cores' の研究トピックを掘り下げます。これらはともに一意のフィンガープリントを構成します。

  • これを引用

    Tachikake, K., Togawa, N., Miyaoka, Y., Choi, J., Yanagisawa, M., & Ohtsuki, T. (2003). A hardware/software partitioning algorithm for SIMD processor cores. : Proceedings of the ASP-DAC 2003 Asia and South Pacific Design Automation Conference (pp. 135-140). [1195006] (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC; 巻数 2003-January). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ASPDAC.2003.1195006