A high-level synthesis algorithm for FPGA designs optimizing critical path with interconnection-delay and clock-skew consideration
Koichi Fujiwara, Kazushi Kawamura, Masao Yanagisawa, Nozomu Togawa
研究成果: Conference contribution
3
被引用数
(Scopus)