A high random-access-data-rate 4MbDRAM with pipeline operation

Tohru Furuyama, Natsuki Kushiyama, Yohji Watanabe, Takashi Ohsawa, Kazuyoshi Muraoka, Yousei Nagahama

研究成果: Paper

3 被引用数 (Scopus)

抄録

A novel circuit technology which introduces a pipeline scheme in a read operation and improves the random-access data rate by roughly 30% is described. This technology has been applied to a 4M DRAM, and the RAM showed a short cycle time of less than 100 ns, i.e., a more than 10-MHz data rate, under the worst operating condition. In addition, a very fast virtual RAS access time of 20 ns has been obtained. Since the pipeline DRAM does not require any new process and/or assembly technologies, it can be added to the standard DRAM family.

本文言語English
ページ9-10
ページ数2
出版ステータスPublished - 1990 12 1
外部発表はい
イベント1990 Symposium on VLSI Circuits - Honolulu, HI, USA
継続期間: 1990 6 71990 6 9

Other

Other1990 Symposium on VLSI Circuits
CityHonolulu, HI, USA
Period90/6/790/6/9

ASJC Scopus subject areas

  • Engineering(all)

フィンガープリント 「A high random-access-data-rate 4MbDRAM with pipeline operation」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル