A high throughput LDPC decoder design based on novel delta-value message-passing schedule

Wen Ji, Xing Li, Takeshi Ikenaga, Satoshi Goto

研究成果: Article

抄録

In this paper, we propose a partially-parallel irregular LDPC decoder for IEEE 802.11n standard targeting high throughput applications. The proposed decoder has several merits: (i) The decoder is designed based on a novel deltavalue based message passing algorithm which facilitates the decoding throughput by redundant computation removal. (ii) Techniques such as binary sorting, parallel column operation, high performance pipelining are used to further speed up the message-passing procedure. The synthesis result in TSMC 0.18 CMOS technology demonstrates that for (648,324) irregular LDPC code, our decoder can achieve 8 times increasement in throughput, reaching 418 Mbps at the frequency of 200 MHz.

本文言語English
ページ(範囲)122-130
ページ数9
ジャーナルIPSJ Transactions on System LSI Design Methodology
2
DOI
出版ステータスPublished - 2009 12 1

ASJC Scopus subject areas

  • Computer Science Applications
  • Electrical and Electronic Engineering

フィンガープリント 「A high throughput LDPC decoder design based on novel delta-value message-passing schedule」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル