A highly parallel FPGA implementation of a 2D-clustering algorithm for the ATLAS Fast TracKer (FTK) processor

N. Kimura, A. Annovi, M. Beretta, M. Gatta, S. Gkaitatzis, T. Iizawa, K. Kordas, T. Korikawa, S. Nikolaidis, C. Petridou, C. L. Sotiropoulou, K. Yorita, G. Volpi

研究成果: Conference contribution

抄録

The highly parallel 2D-clustering FPGA implementation used for the input system of the Fast TracKer (FTK) processor for the ATLAS experiment of the Large Hadron Collider (LHC) at CERN is presented. The LHC after the 2013-2014 shutdown periods is planned to have increased luminosity, which will make it more difficult to have efficient online selection of rare events due to the increase of the overlapping collisions. FTK is a highly-parallelized hardware system that improves the online selection by executing real time track finding using the information from the silicon inner detector. The FTK system requires fast and robust clustering of the hits retrieved from the silicon detector on FPGA devices. We show the development of the original input boards and the implemented clustering algorithm. For the complicated 2D-clustering, a moving window technique is used to minimize the use of FPGA resources. The combination of custom developed boards and implementation of the clustering algorithm provides sufficient processing power to meet the specifications for the silicon inner detector of ATLAS up to the maximum LHC luminosity planned until 2022. The developed algorithm is easily adjustable to other image processing applications that require real-time 2D-clustering.

本文言語English
ホスト出版物のタイトル2014 19th IEEE-NPSS Real Time Conference, RT 2014 - Conference Records
出版社Institute of Electrical and Electronics Engineers Inc.
ISBN(電子版)9781479936595
DOI
出版ステータスPublished - 2015 4月 28
イベント2014 19th IEEE-NPSS Real Time Conference, RT 2014 - Nara, Japan
継続期間: 2014 5月 262014 5月 30

出版物シリーズ

名前2014 19th IEEE-NPSS Real Time Conference, RT 2014 - Conference Records

Other

Other2014 19th IEEE-NPSS Real Time Conference, RT 2014
国/地域Japan
CityNara
Period14/5/2614/5/30

ASJC Scopus subject areas

  • 計算理論と計算数学
  • コンピュータ ネットワークおよび通信
  • ソフトウェア
  • 電子工学および電気工学
  • 情報システム

フィンガープリント

「A highly parallel FPGA implementation of a 2D-clustering algorithm for the ATLAS Fast TracKer (FTK) processor」の研究トピックを掘り下げます。これらがまとまってユニークなフィンガープリントを構成します。

引用スタイル