A hypothesis verification method using regression tree for semiconductor yield analysis

Hidetaka Tsuda, Hidehiro Shirai, Masahiro Terabe, Kazuo Hashimoto, Ayumi Shinohara

研究成果: Article

2 引用 (Scopus)

抄録

Several researchers have reported the regression tree analysis for semiconductor yield. However, the scope of these analyses is restricted by the difficulty involved in applying the regression tree analysis to a small number of samples with many attributes. It is often observed that splitting attributes in the route node do not indicate the hypothesized causes of failure. We propose a method for verifying the hypothesized causes of failure, which reduces the number of verification hypotheses. Our method involves selecting sets of analysis data with the same cause of failure, extracting the hypothesis by applying the regression tree analysis separately to each set of analysis data, and merging and sorting attributes according to the t value. The results of an experiment conducted in a real environment show that the proposed method helps in widening the scope of applicability of the regression tree analysis for semiconductor yield.

元の言語English
ページ(範囲)1232-1239
ページ数8
ジャーナルIEEJ Transactions on Industry Applications
131
発行部数10
DOI
出版物ステータスPublished - 2011
外部発表Yes

Fingerprint

Semiconductor materials
Sorting
Merging
Experiments

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Industrial and Manufacturing Engineering

これを引用

A hypothesis verification method using regression tree for semiconductor yield analysis. / Tsuda, Hidetaka; Shirai, Hidehiro; Terabe, Masahiro; Hashimoto, Kazuo; Shinohara, Ayumi.

:: IEEJ Transactions on Industry Applications, 巻 131, 番号 10, 2011, p. 1232-1239.

研究成果: Article

Tsuda, Hidetaka ; Shirai, Hidehiro ; Terabe, Masahiro ; Hashimoto, Kazuo ; Shinohara, Ayumi. / A hypothesis verification method using regression tree for semiconductor yield analysis. :: IEEJ Transactions on Industry Applications. 2011 ; 巻 131, 番号 10. pp. 1232-1239.
@article{5b50eb313274483bb0655e9a4a8ac22f,
title = "A hypothesis verification method using regression tree for semiconductor yield analysis",
abstract = "Several researchers have reported the regression tree analysis for semiconductor yield. However, the scope of these analyses is restricted by the difficulty involved in applying the regression tree analysis to a small number of samples with many attributes. It is often observed that splitting attributes in the route node do not indicate the hypothesized causes of failure. We propose a method for verifying the hypothesized causes of failure, which reduces the number of verification hypotheses. Our method involves selecting sets of analysis data with the same cause of failure, extracting the hypothesis by applying the regression tree analysis separately to each set of analysis data, and merging and sorting attributes according to the t value. The results of an experiment conducted in a real environment show that the proposed method helps in widening the scope of applicability of the regression tree analysis for semiconductor yield.",
keywords = "Attribute, Failure cause identification, Hypothesis verification, Regression tree analysis, Semiconductor, Yield analysis",
author = "Hidetaka Tsuda and Hidehiro Shirai and Masahiro Terabe and Kazuo Hashimoto and Ayumi Shinohara",
year = "2011",
doi = "10.1541/ieejias.131.1232",
language = "English",
volume = "131",
pages = "1232--1239",
journal = "IEEJ Transactions on Industry Applications",
issn = "0913-6339",
publisher = "The Institute of Electrical Engineers of Japan",
number = "10",

}

TY - JOUR

T1 - A hypothesis verification method using regression tree for semiconductor yield analysis

AU - Tsuda, Hidetaka

AU - Shirai, Hidehiro

AU - Terabe, Masahiro

AU - Hashimoto, Kazuo

AU - Shinohara, Ayumi

PY - 2011

Y1 - 2011

N2 - Several researchers have reported the regression tree analysis for semiconductor yield. However, the scope of these analyses is restricted by the difficulty involved in applying the regression tree analysis to a small number of samples with many attributes. It is often observed that splitting attributes in the route node do not indicate the hypothesized causes of failure. We propose a method for verifying the hypothesized causes of failure, which reduces the number of verification hypotheses. Our method involves selecting sets of analysis data with the same cause of failure, extracting the hypothesis by applying the regression tree analysis separately to each set of analysis data, and merging and sorting attributes according to the t value. The results of an experiment conducted in a real environment show that the proposed method helps in widening the scope of applicability of the regression tree analysis for semiconductor yield.

AB - Several researchers have reported the regression tree analysis for semiconductor yield. However, the scope of these analyses is restricted by the difficulty involved in applying the regression tree analysis to a small number of samples with many attributes. It is often observed that splitting attributes in the route node do not indicate the hypothesized causes of failure. We propose a method for verifying the hypothesized causes of failure, which reduces the number of verification hypotheses. Our method involves selecting sets of analysis data with the same cause of failure, extracting the hypothesis by applying the regression tree analysis separately to each set of analysis data, and merging and sorting attributes according to the t value. The results of an experiment conducted in a real environment show that the proposed method helps in widening the scope of applicability of the regression tree analysis for semiconductor yield.

KW - Attribute

KW - Failure cause identification

KW - Hypothesis verification

KW - Regression tree analysis

KW - Semiconductor

KW - Yield analysis

UR - http://www.scopus.com/inward/record.url?scp=80155204527&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=80155204527&partnerID=8YFLogxK

U2 - 10.1541/ieejias.131.1232

DO - 10.1541/ieejias.131.1232

M3 - Article

AN - SCOPUS:80155204527

VL - 131

SP - 1232

EP - 1239

JO - IEEJ Transactions on Industry Applications

JF - IEEJ Transactions on Industry Applications

SN - 0913-6339

IS - 10

ER -