TY - JOUR
T1 - A locality-aware hybrid NoC configuration algorithm utilizing the communication volume among IP cores
AU - Lee, Seungju
AU - Yanagisawa, Masao
AU - Togawa, Nozomu
PY - 2012/9
Y1 - 2012/9
N2 - Network-on-chip (NoC) architectures have emerged as a promising solution to the lack of scalability in multi-processor systems-onchips (MPSoCs). With the explosive growth in the usage of multimedia applications, it is expected that NoC serves as a multimedia server supporting multi-class services. In this paper, we propose a configuration algorithm for a hybrid bus-NoC architecture together with simulation results. Our target architecture is a hybrid bus-NoC architecture, called busmesh NoC, which is a generalized version of a hybrid NoC with local buses. In our BMNoC configuration algorithm, cores which have a heavy communication volume between them are mapped in a cluster node (CN) and connected by a local bus. CNs can have communication with each other via edge switches (ESes) and mesh routers (MRs). With this hierarchical communication network, our proposed algorithm can improve the latency as compared with conventional methods. Several realistic applications applied to our algorithm illustrate the better performance than earlier studies and feasibility of our proposed algorithm.
AB - Network-on-chip (NoC) architectures have emerged as a promising solution to the lack of scalability in multi-processor systems-onchips (MPSoCs). With the explosive growth in the usage of multimedia applications, it is expected that NoC serves as a multimedia server supporting multi-class services. In this paper, we propose a configuration algorithm for a hybrid bus-NoC architecture together with simulation results. Our target architecture is a hybrid bus-NoC architecture, called busmesh NoC, which is a generalized version of a hybrid NoC with local buses. In our BMNoC configuration algorithm, cores which have a heavy communication volume between them are mapped in a cluster node (CN) and connected by a local bus. CNs can have communication with each other via edge switches (ESes) and mesh routers (MRs). With this hierarchical communication network, our proposed algorithm can improve the latency as compared with conventional methods. Several realistic applications applied to our algorithm illustrate the better performance than earlier studies and feasibility of our proposed algorithm.
KW - Busmesh NoC (BMNoC)
KW - Hierarchical NoC
KW - Hybrid NoC algorithm
KW - Network-on-chip (NoC)
UR - http://www.scopus.com/inward/record.url?scp=84865757457&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=84865757457&partnerID=8YFLogxK
U2 - 10.1587/transfun.E95.A.1538
DO - 10.1587/transfun.E95.A.1538
M3 - Article
AN - SCOPUS:84865757457
SN - 0916-8508
VL - E95-A
SP - 1538
EP - 1549
JO - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
JF - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
IS - 9
ER -