A New Architecture for the NVRAM-An EEPROM Backed-Up Dynamic RAM

Yasushi Terada, Kazuo Kobayashi, Takeshi Nakayama, Hideaki Arima, Tsutomu Yoshihara

研究成果: Article

4 引用 (Scopus)

抄録

A new architecture for the NVRAM suitable to highdensity applications is described. In the new cell, a dynamic RAM cell is merged into an EEPROM cell. A capacitor is made between the control gate and the drain diffusion layer of the FLOTOX-type EEPROM memory cell. The equivalent circuit in the dynamic RAM mode consists of two transistors and a capacitor, which eliminates a dummy cell. A dynamic RAM sense amplifier is used in both modes, and it works as a data latch when data are transferred between the dynamic RAM part and the EEPROM part. The process of the NVRAM is compatible with ordinary EEPROM's.

元の言語English
ページ(範囲)86-90
ページ数5
ジャーナルIEEE Journal of Solid-State Circuits
23
発行部数1
DOI
出版物ステータスPublished - 1988
外部発表Yes

Fingerprint

Random access storage
Capacitors
Flip flop circuits
Equivalent circuits
Transistors
Data storage equipment

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

これを引用

Terada, Y., Kobayashi, K., Nakayama, T., Arima, H., & Yoshihara, T. (1988). A New Architecture for the NVRAM-An EEPROM Backed-Up Dynamic RAM. IEEE Journal of Solid-State Circuits, 23(1), 86-90. https://doi.org/10.1109/4.261

A New Architecture for the NVRAM-An EEPROM Backed-Up Dynamic RAM. / Terada, Yasushi; Kobayashi, Kazuo; Nakayama, Takeshi; Arima, Hideaki; Yoshihara, Tsutomu.

:: IEEE Journal of Solid-State Circuits, 巻 23, 番号 1, 1988, p. 86-90.

研究成果: Article

Terada, Y, Kobayashi, K, Nakayama, T, Arima, H & Yoshihara, T 1988, 'A New Architecture for the NVRAM-An EEPROM Backed-Up Dynamic RAM', IEEE Journal of Solid-State Circuits, 巻. 23, 番号 1, pp. 86-90. https://doi.org/10.1109/4.261
Terada, Yasushi ; Kobayashi, Kazuo ; Nakayama, Takeshi ; Arima, Hideaki ; Yoshihara, Tsutomu. / A New Architecture for the NVRAM-An EEPROM Backed-Up Dynamic RAM. :: IEEE Journal of Solid-State Circuits. 1988 ; 巻 23, 番号 1. pp. 86-90.
@article{d544941a6fe846a1aeeb3c93faee7650,
title = "A New Architecture for the NVRAM-An EEPROM Backed-Up Dynamic RAM",
abstract = "A new architecture for the NVRAM suitable to highdensity applications is described. In the new cell, a dynamic RAM cell is merged into an EEPROM cell. A capacitor is made between the control gate and the drain diffusion layer of the FLOTOX-type EEPROM memory cell. The equivalent circuit in the dynamic RAM mode consists of two transistors and a capacitor, which eliminates a dummy cell. A dynamic RAM sense amplifier is used in both modes, and it works as a data latch when data are transferred between the dynamic RAM part and the EEPROM part. The process of the NVRAM is compatible with ordinary EEPROM's.",
author = "Yasushi Terada and Kazuo Kobayashi and Takeshi Nakayama and Hideaki Arima and Tsutomu Yoshihara",
year = "1988",
doi = "10.1109/4.261",
language = "English",
volume = "23",
pages = "86--90",
journal = "IEEE Journal of Solid-State Circuits",
issn = "0018-9200",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "1",

}

TY - JOUR

T1 - A New Architecture for the NVRAM-An EEPROM Backed-Up Dynamic RAM

AU - Terada, Yasushi

AU - Kobayashi, Kazuo

AU - Nakayama, Takeshi

AU - Arima, Hideaki

AU - Yoshihara, Tsutomu

PY - 1988

Y1 - 1988

N2 - A new architecture for the NVRAM suitable to highdensity applications is described. In the new cell, a dynamic RAM cell is merged into an EEPROM cell. A capacitor is made between the control gate and the drain diffusion layer of the FLOTOX-type EEPROM memory cell. The equivalent circuit in the dynamic RAM mode consists of two transistors and a capacitor, which eliminates a dummy cell. A dynamic RAM sense amplifier is used in both modes, and it works as a data latch when data are transferred between the dynamic RAM part and the EEPROM part. The process of the NVRAM is compatible with ordinary EEPROM's.

AB - A new architecture for the NVRAM suitable to highdensity applications is described. In the new cell, a dynamic RAM cell is merged into an EEPROM cell. A capacitor is made between the control gate and the drain diffusion layer of the FLOTOX-type EEPROM memory cell. The equivalent circuit in the dynamic RAM mode consists of two transistors and a capacitor, which eliminates a dummy cell. A dynamic RAM sense amplifier is used in both modes, and it works as a data latch when data are transferred between the dynamic RAM part and the EEPROM part. The process of the NVRAM is compatible with ordinary EEPROM's.

UR - http://www.scopus.com/inward/record.url?scp=0342730741&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0342730741&partnerID=8YFLogxK

U2 - 10.1109/4.261

DO - 10.1109/4.261

M3 - Article

AN - SCOPUS:0342730741

VL - 23

SP - 86

EP - 90

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

SN - 0018-9200

IS - 1

ER -