A novel fully adaptive fault-tolerant routing algorithm for 3D Network-on-Chip

研究成果: Conference contribution

5 引用 (Scopus)

抄録

In this work, we present an efficient fully adaptive fault-tolerant routing algorithm for 3D Network-on-Chip (3D NoC). The crucial algorithm for path routing is firstly routing the packet to the destination layer by using an adaptive vertical node assignment scheme in the NoC architecture with a limited quantity of TSVs and then routing to the destination node within the 2D layer through a fully adaptive routing algorithm. Instead of rerouting packets around the fault regions when fault occurs, our proposed algorithm applies a fault detection scheme which can get the fault information one hop away in advance, and it combines the fault information when doing the path computation. This algorithm can deal with multi faults in the 3D NoC architecture. Simulation results show that our proposed routing algorithm can achieve lower latency, energy consumption and higher packet arrival rate compared with other traditional routing algorithms in various network applications.

元の言語English
ホスト出版物のタイトルIEEE Region 10 Annual International Conference, Proceedings/TENCON
DOI
出版物ステータスPublished - 2013
イベント2013 IEEE International Conference of IEEE Region 10, IEEE TENCON 2013 - Xi'an, Shaanxi
継続期間: 2013 10 222013 10 25

Other

Other2013 IEEE International Conference of IEEE Region 10, IEEE TENCON 2013
Xi'an, Shaanxi
期間13/10/2213/10/25

Fingerprint

Routing algorithms
Adaptive algorithms
Fault detection
Energy utilization
Network-on-chip

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Computer Science Applications

これを引用

Jiang, X., & Watanabe, T. (2013). A novel fully adaptive fault-tolerant routing algorithm for 3D Network-on-Chip. : IEEE Region 10 Annual International Conference, Proceedings/TENCON [6718932] https://doi.org/10.1109/TENCON.2013.6718932

A novel fully adaptive fault-tolerant routing algorithm for 3D Network-on-Chip. / Jiang, Xin; Watanabe, Takahiro.

IEEE Region 10 Annual International Conference, Proceedings/TENCON. 2013. 6718932.

研究成果: Conference contribution

Jiang, X & Watanabe, T 2013, A novel fully adaptive fault-tolerant routing algorithm for 3D Network-on-Chip. : IEEE Region 10 Annual International Conference, Proceedings/TENCON., 6718932, 2013 IEEE International Conference of IEEE Region 10, IEEE TENCON 2013, Xi'an, Shaanxi, 13/10/22. https://doi.org/10.1109/TENCON.2013.6718932
Jiang X, Watanabe T. A novel fully adaptive fault-tolerant routing algorithm for 3D Network-on-Chip. : IEEE Region 10 Annual International Conference, Proceedings/TENCON. 2013. 6718932 https://doi.org/10.1109/TENCON.2013.6718932
Jiang, Xin ; Watanabe, Takahiro. / A novel fully adaptive fault-tolerant routing algorithm for 3D Network-on-Chip. IEEE Region 10 Annual International Conference, Proceedings/TENCON. 2013.
@inproceedings{bbdf1620ba0643dfac2e13946c3e28de,
title = "A novel fully adaptive fault-tolerant routing algorithm for 3D Network-on-Chip",
abstract = "In this work, we present an efficient fully adaptive fault-tolerant routing algorithm for 3D Network-on-Chip (3D NoC). The crucial algorithm for path routing is firstly routing the packet to the destination layer by using an adaptive vertical node assignment scheme in the NoC architecture with a limited quantity of TSVs and then routing to the destination node within the 2D layer through a fully adaptive routing algorithm. Instead of rerouting packets around the fault regions when fault occurs, our proposed algorithm applies a fault detection scheme which can get the fault information one hop away in advance, and it combines the fault information when doing the path computation. This algorithm can deal with multi faults in the 3D NoC architecture. Simulation results show that our proposed routing algorithm can achieve lower latency, energy consumption and higher packet arrival rate compared with other traditional routing algorithms in various network applications.",
keywords = "3D NoC, fault-tolerant, fully adaptive, routing algorithm",
author = "Xin Jiang and Takahiro Watanabe",
year = "2013",
doi = "10.1109/TENCON.2013.6718932",
language = "English",
isbn = "9781479928262",
booktitle = "IEEE Region 10 Annual International Conference, Proceedings/TENCON",

}

TY - GEN

T1 - A novel fully adaptive fault-tolerant routing algorithm for 3D Network-on-Chip

AU - Jiang, Xin

AU - Watanabe, Takahiro

PY - 2013

Y1 - 2013

N2 - In this work, we present an efficient fully adaptive fault-tolerant routing algorithm for 3D Network-on-Chip (3D NoC). The crucial algorithm for path routing is firstly routing the packet to the destination layer by using an adaptive vertical node assignment scheme in the NoC architecture with a limited quantity of TSVs and then routing to the destination node within the 2D layer through a fully adaptive routing algorithm. Instead of rerouting packets around the fault regions when fault occurs, our proposed algorithm applies a fault detection scheme which can get the fault information one hop away in advance, and it combines the fault information when doing the path computation. This algorithm can deal with multi faults in the 3D NoC architecture. Simulation results show that our proposed routing algorithm can achieve lower latency, energy consumption and higher packet arrival rate compared with other traditional routing algorithms in various network applications.

AB - In this work, we present an efficient fully adaptive fault-tolerant routing algorithm for 3D Network-on-Chip (3D NoC). The crucial algorithm for path routing is firstly routing the packet to the destination layer by using an adaptive vertical node assignment scheme in the NoC architecture with a limited quantity of TSVs and then routing to the destination node within the 2D layer through a fully adaptive routing algorithm. Instead of rerouting packets around the fault regions when fault occurs, our proposed algorithm applies a fault detection scheme which can get the fault information one hop away in advance, and it combines the fault information when doing the path computation. This algorithm can deal with multi faults in the 3D NoC architecture. Simulation results show that our proposed routing algorithm can achieve lower latency, energy consumption and higher packet arrival rate compared with other traditional routing algorithms in various network applications.

KW - 3D NoC

KW - fault-tolerant

KW - fully adaptive

KW - routing algorithm

UR - http://www.scopus.com/inward/record.url?scp=84894368285&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84894368285&partnerID=8YFLogxK

U2 - 10.1109/TENCON.2013.6718932

DO - 10.1109/TENCON.2013.6718932

M3 - Conference contribution

AN - SCOPUS:84894368285

SN - 9781479928262

BT - IEEE Region 10 Annual International Conference, Proceedings/TENCON

ER -